CommBench - A telecommunications benchmark for network processors

2000 IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2000

Volumn , Issue , 2000, Pages 154-162

  Wolf, T ^a   Franklin, M ^a  

^a WASHINGTON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; COMPLEX NETWORKS; DATA HANDLING; INTEGRATED CIRCUIT DESIGN; PROGRAM PROCESSORS; TELECOMMUNICATION NETWORKS;

BENCHMARK APPLICATIONS; CACHE PERFORMANCE; DATA STREAM PROCESSING; NETWORK PROCESSOR; PACKET HEADER; SINGLE CHIPS; TELECOMMUNICATIONS NETWORKS;

BENCHMARKING;

EID: 84962150392     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2000.842295     Document Type: Conference Paper

References (33)

1. Adams, C. [1997]. "The CAST-128 Encryption Algorithm," Request for Comments 2144, Network Working Group, May 1997.
2. Choi, H. et. al., [1999]. "Synthesis of Application Specific Instructions for Embedded DSP Software," IEEE Trans. on Computers, 48, 6, June 1999, 603-613.
3. Cisco System, Inc. [1999]. "Cisco 12000 Series Gigabit Switch Routers," http://www.cisco.com/warp/public/cc/cisco/mkt/seruprod/opt/prodlit/gsr-ov.pdf.
4. Cmelik, R. [1993]. "SpixTools Introduction and User's Manual," Technical Report TR-93-G, Sun Microsystems Laboratories, Palo Alto, CA.
5. Cmelik, R., Keppel, D. [1994]. "Shade: A Fast Instruction-Set Simulator for Execution Profiling," Proc. of SIGMETRICS, ACM, Nashville, TN, 128-137.
6. Coffman, K., Odlyzko, A. (1998). "The Size and Growth Rate of the Internet," First Monday, http://www.firstmonday.dk/issues/issue3-10/coffman/index.html, 3, 10, October 1998.
7. C-Port Corporation [1999]. "C-5™ Digital Communications Processor," http://www.cportcorp.com/solutions/docs/c5brief.pdf
8. Curnow, H., Wichmann, B. [1976]. "A Synthetic Benchmark," The Computer J., 19:1.
9. Edler, J., Hill, M. [1998]. "Dinero IV Trace-Driven Uniprocessor Cache Simulator," http://www.neci.nj.nec.com/homepages/edler/d4/.
10. Gaudiot, J.-L., Lombardi, F. [1999]. "Special Issue on Configurable Computing," IEEE Trans. on Computers, 48, 6, June 1999.
11. IBM Microelectronics Division [1998]. "The PowerPC 405™ Core," http://www.chips.ibm.com/products/powerpc/cores/405cr-wp.pdf.
12. Kane, G., Heinrich, J. [1991]. MIPS RISC Architecture, Prentice Hall, Englewood Cliffs, N.J.
13. Lai, X. [1992]. "On the Design and Security of Block Ciphers," ETH Series in Information Processing, Vol. 1, Hartung-Gorre Verlag, Konstanz, Germany.
14. Lee, C., Potkonjak, M., Mangione-Smith, W. [1997]. "MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems," Proc. of Inter. Symp. on Microarchitecture, IEEE Micro-30, 1997.
15. McCanne, S., Jacobson, V. [1993]. "The BSD Packet Filter: A New Architecture for User-level Packet Capture," Proc. of USENIX Tech. Conf., USENIX, San Diego, CA.
16. MIPS Technologies, Inc. [1998]. "JADE - Embedded MIPS Processor Core," http://www.mips.com/products/Jade1030.pdf.
17. NetBSD Foundation Inc. [1998]. NetBSD 1.3 Release, January 4, 1998.
18. Rao, T.R.N., and Fujiwara, E. [1989] "Error-Control Coding for Computer Systems," Prentice Hall, Englewood Cliffs, NJ, 1989.
19. Rivest, R. [1995]. "The RC5 Encryption Algorithm," Lecture Notes in Computer Science No. 1008, Springer Verlag, Heidelberg, Germany.
20. Rixner, S. et. al., [1998]. "A Bandwidth-Efficient Architecture for Media Processing," Proc. of Inter. Symp. on Microarchitecture, IEEE Micro-31, 1998.
21. Sanchez, E. et. al., [1999]. "Static and Dynamic Configurable Systems," IEEE Trans. on Computers, 48, 6, June 1999, 556-563.
22. Shreedhar, M., Varghese, G. [1995]. "Efficient Fair Quening using Deficit Round Robin," Proc. of SIGCOMM 95, ACM, Cambridge, Mass.
23. Srinivasan, V., Varghese, G. [1998., "Faster IP Lookups using Controlled Prefix Expansion," Proc. of SIGMETRICS 98, ACM, Madison, Wisc.
24. Standard Performance Evaluation Corporation [1995]. SPEC CPU95 - Version 1.10, August 21, 1995.
25. Tennenhouse, D. et. al., [1997]. "A Survey of Active Network Research," IEEE Communications. 35:1, 80-86.
26. Tensilica, Inc. [1998]. "Application Specific Microprocessor Solutions - Data Sheet for Xtensa V1," http://www.tensilica.com/datasheet.pdf
27. Transaction Processing Performance Council [1998]. "TPC Benchmark C," Revision 3.4.
28. Triscend Corporation [1999]. "Triscend E5 Configurable System-on-Chip Family," http://www.triscend.com/products/dse5csoc.pdf
29. Wallace, G. [1991]. "The JPEG Still Picture Compression Standard," Comm. of the ACM. 34:4, 30-44.
30. Weicker, R. [1984]. "Dhrystone: A Synthetic Systems Programming Benchmark," Comm. of the ACM. 27:10, 1013-1030.
31. Wolf, T., Turner, J. [2000], "Design Issues for High Performance Active Routers," Proc. of 2000 Inter. Zurich Seminar on Broadband Communications, February 2000.
32. Woo, S. et. al. [1995]. "The SPLASH-2 Programs: Characterization and Methodological Considerations," Proc. of Inter. Symp. on Comp. Architecture, ISCA, June 1995, 24-36.
33. Ziv, J., Lempel, A. [1977] "A Universal Algorithm for Sequential Data Compression," IEEE Trans. on Info. Theory. IT-23, 337-343.