Analog DFT processors for OFDM receivers: Circuit mismatch and system performance analysis

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 56, Issue 9, 2009, Pages 2123-2131

  Sadeghi, Nima ^a   Gaudet, Vincent C ^b   Schlegel, Christian ^b  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

^b UNIVERSITY OF ALBERTA   (Canada)

Author keywords

Analog circuits; Current mirrors; Fast Fourier transform; Mismatch; Orthogonal frequency division multiplexing

Indexed keywords

ANALOG CIRCUITS; DISCRETE FOURIER TRANSFORMS; FAST FOURIER TRANSFORMS; MIRRORS; MULTIPLEXING EQUIPMENT; TIMING CIRCUITS;

CURRENT MIRRORS; DIGITAL IMPLEMENTATION; FORWARD ERROR CONTROLS; MISMATCH; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING SYSTEMS; REDUCED SENSITIVITY; STRONG INVERSION REGIONS; SYSTEM PERFORMANCE ANALYSIS;

ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING;

EID: 70349276003     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.2011582     Document Type: Article

References (29)

1. C. Winstead, "Analog iterative error control Decoders," Ph.D. dissertation, University of Alberta, Edmonton, AB, Canada, 2005.
2. J. Hagenauer and M. Winklhofer, "The analog decoder," in Proc. Int. Symp. Inf. Theory, Aug. 1998, p. 145.
3. M. Moerz, T. Gabara, R. Yan, and J. Hagenauer, "An analog 0.25 μ m BiCMOS tailbiting MAP decoder," in Proc. IEEE Int. Solid-State Circuits Conf. Digital Tech. Papers, Feb. 2000, pp. 356-357.
4. F. Lustenberger, "On the design of analog VLSI iterative decoders," Ph.D. dissertation, Swiss Federal Inst. of Technol. Zurich (ETH), Zurich, Switzerland, Nov. 2000.
5. H. A. Loeliger, F. Lustenberger,M. Helfenstein, and F. Tarköy, "Probability propagation and decoding in analog VLSI," IEEE Trans. Inf. Theory, vol. 47, no. 2, pp. 837-843, Feb. 2001.
6. S. Hemati and A. H. Banihashemi, "Full CMOS min-sum analog iterative decoder," in Proc. IEEE Int. Symp. Inf. Theory, 2003, p. 347.
7. V. C. Gaudet and P. G. Gulak, "A 13.3-Mb/s 0.35-μ m CMOS analog turbo decoder IC with a configurable interleaver," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 2010-2015, Nov. 2003.
8. C. Winstead, J. Dai, S. Yu, C. Myers, R. R. Harrison, and C. Schlegel, "CMOS analog map decoder for (8,4) Hamming code," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 122-131, Jan. 2004.
9. D. Vogrig, A. Gerosa, A. Neviani, A. G. I. Amat, G. Montorsi, and S. Benedetto, "A 0.35 μ mCMOS analog turbo decoder for the 40-bit rate 1/3 UMTS channel code," IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 753-762, Mar. 2005.
10. C.Winstead, N. Nguyen, V. C. Gaudet, and C. Schlegel, "Low-voltage CMOS circuits for analog iterative decoders," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 4, pp. 829-841, Apr. 2006.
11. S. Hemati, A. H. Banihashemi, and C. Plett, "A 0.18 'mCMOSanalog min-sum decoder for a (32,8) low-density parity-check (LDPC) code," IEEE J. Solid-State Circuits, vol. 41, no. 11, pp. 2531-2540, Nov. 2006.
12. M. Yiu, C. Winstead, V. C. Gaudet, and C. Schlegel, "Design for testability of CMOS analog sum-product error-control decoders," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 8, pp. 675-679, Aug. 2007.
13. J. A. Paradiso and T. Starner, "Energy scavenging for mobile and wireless electronics," IEEE Trans. Pervasive Comput., vol. 4, no. 1, pp. 18-25, Jan.-Mar. 2005.
14. J. A. C. Bingham, "Multicarrier modulation for data transmission: An idea whose time has come," IEEE Commun. Mag., vol. 28, no. 5, pp. 5-14, May 1990.
15. W. Y. Zou and Y. Wu, "COFDM: An overview," IEEE Trans. Broadcast. vol. 41, pp. 1-8, Mar. 1995.
16. R. V. Nee and R. Prasad, OFDM for Wireless Multimedia Communications Boston, MA: Artech House, 2000.
17. Y. W. Lin and C. Y. Lee, "Design of an FFT/IFFT processor for MIMO OFDM systems," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 4, pp. 807-815, Apr. 2007.
18. J. Y. Oh and M. S. Lim, "Fast Fourier transform algorithm for lowpower and area-efficient implementation," IEICE Trans. Commun., vol. E89B, no. 4, pp. 1425-1429, Apr. 2006.
19. M. Lehne and S. Raman, "An analog/mixed-signal FFT processor for wideband OFDM systems," in Proc. IEEE Sarnoff Symp., Mar. 2006, pp. 1-4.
20. S. K. Kim, J. S. Cha, H. Nakase, and K. Tsubouchi, "Novel FFT LSI for orthogonal frequency division multiplexing using current mode circuit," Jpn. J. Appl. Phys. Solid State Devices Mater., vol. 40, no. 4B, pp. 2859-2865, Apr. 2001.
21. N. Sadeghi, H. M. Nik, C. Schlegel, V. C. Gaudet, and K. Iniewski, "Analog FFT interface for ultra-low power analog receiver architectures," in Proc. Analog Decoding Workshop, Turin, IT, June 2006, pp. 11-14.
22. K. Boyle, P. Mercier, N. Sadeghi, V. Gaudet, C. Schlegel, C. Winstead, and M. Kashyap, "Design and implementation of an all-analog fast-Fourier transform processor," in Proc. IEEE Midwest Symp. Circuits Syst., Aug. 2007, pp. 1532-1535.
23. N. Sadeghi, "Analog FFT interface for ultra-low power analog receiver architectures," M.Sc. thesis, Univ. Alberta, Edmonton, AB, Canada, 2007.
24. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433-1440, Oct. 1989.
25. P. G. Drennan and C. C. McAndrew, "Understanding MOSFET mismatch for analog design," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 450-456, Mar. 2003.
26. A. Oruganti and N. Ranganathan, "Leakage power reduction in dual-Vdd and dual-Vth designs through probabilistic analysis of vth variation," in Proc. IEEE Int. Conf. VLSI Des., 2006, pp. 1-4.
27. Y. Tsividis, Operation and Modeling of the MOS Transistor, 2nd ed. New York: Oxford Univ. Press, 1999, pp. 170-175.
28. M. Hasan and T. Arslan, "Implementation of low-power FFT processor cores using a novel order-based processing scheme," IEE Proc. on Circuits, Devices and Syst., vol. 150, no. 3, pp. 149-154, June 2003.
29. K. Pagiamtzis and G. Gulak, "Empirical performance prediction for IFFT/FFT cores forOFDMsystems-on-a-chip," in Proc. IEEE Midwest Symp. Circuits and Systems, Aug. 2002, pp. I-583-I-586.