Design and implementation of an all-analog fast-fourier transform processor

Midwest Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 1532-1535

  Boyle, Keith ^a   Mercier, Pat ^a   Sadeghi, Nima ^a   Gaudet, Vincent ^a   Schlegel, Christian ^a   Winstead, Chris ^b   Kashyap, Manohar ^b  

^a UNIVERSITY OF ALBERTA   (Canada)

^b Utah State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER NETWORKS; FOURIER TRANSFORMS; FREQUENCY DIVISION MULTIPLEXING; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING; TELECOMMUNICATION SYSTEMS;

ANALOG COMMUNICATIONS; BUTTERFLY DIAGRAM; CURRENT MODES; FFT PROCESSORS; OFDM SYSTEMS;

ANALOG CIRCUITS;

EID: 51449117642     PISSN: 15483746     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MWSCAS.2007.4488832     Document Type: Conference Paper

References (9)

1. H. A. Loeliger, F. Lustenberger, M. Helfenstein and F. Tarkoy, "Probability propagation and decoding in analog VLSI," IEEE Trans. Inf. Theory, vol. 47, pp. 837-843, 2001.
2. J. Hagenauer and M. Winklhofer, "The analog decoder," IEEE Int. Sym. Info. Theory, pp. 145, 1998.
3. H. A. Loeliger, F. Lustenberger, M. Helfenstein and F. Tarkoy, "Probability propagation and decoding in analog VLSI," IEEE Int. Sym. Info. Theory, pp. 146, 1998.
4. N. Sadeghi, H. Nik, C. Schlegel and V. C. Gaudet, "Analog FFT interface for ultra-low power analog receiver architectures," Analog Decoding Workshop, Turin, Italy, 2006.
5. J. Cooley and J. Tukey, "An Algorithm for the Machine Calculation of Complex Fourier Series," Mathematics of Computation, vol. 19, pp. 297-301, 1965.
6. C. Winstead, J. Dai, S. Yu, C. Myers, R. Harrison and C. Schlegel, "CMOS analog MAP decoder for an (8,4) Hamming code," IEEE J. Solid-State Circuits, vol. 39, pp. 122-131, 2004.
7. C. Winstead, N. Nguyen, V. C. Gaudet and C. Schlegel, "Low-voltage CMOS circuits for analog iterative decoders," IEEE Trans. Circuits and Systems I, vol. 53, pp. 829-841, 2006.
8. M. Yiu, V. C. Gaudet, C. Schlegel and C. Winstead, "Digital built-in self-test of CMOS analog iterative decoders," IEEE Int. Sym. Circuits and Systems, pp. 2204-2207, 2005.
9. V. C. Gaudet and P. G. Gulak, "A 13.3-Mb/s 0.35-μm CMOS analog turbo decoder IC with a configurable interleaver," IEEE Journal of Solid-State Circuits, vol. 38, pp. 2010-2015, 2003.