CMOS analog MAP decoder for (8,4) Hamming code

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 1, 2004, Pages 122-131

  Winstead, Chris ^a   Dai, Jie ^b,c   Yu, Shuhuan ^b   Myers, Chris ^b   Harrison, Reid R ^b   Schlegel, Christian ^a  

^a UNIVERSITY OF ALBERTA   (Canada)

^b Department of Electrical and Computer Engineering   (United States)

^c XGI Technology Inc   (United States)

Author keywords

Analog decoding; Error control codes; Iterative decoders; Maximum a posteriori (MAP) decoding; Translinear circuits

Indexed keywords

ALGORITHMS; BIT ERROR RATE; DECODING; INTEGRATED CIRCUIT TESTING; ITERATIVE METHODS; MARKOV PROCESSES; MATHEMATICAL MODELS; PERFORMANCE; TRELLIS CODES; TURBO CODES;

HAMMING CODE; MARKOV MODEL; MAXIMUM A POSTERIORI DECODER; POWER CONSUMPTION;

CMOS INTEGRATED CIRCUITS;

EID: 0742286336     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.820845     Document Type: Article

References (15)

1. L. R. Bahl, J. Cocke, F. Jelinek, and J. Raviv, "Optimal decoding of linear codes for minimizing symbol error rate," IEEE Trans. Inform. Theory, vol. 20, pp. 284-287, Mar. 1974.
2. G. D. Forney, "The Viterbi algorithm," Proc. IEEE, vol. 61, pp. 268-278, Mar. 1973.
3. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon limit error-correcting and decoding: Turbo codes," in Proc. IEEE Int. Conf. Communications, vol. 2, Geneva, May 1993, pp. 1064-1070.
4. S. Hong and W. Stark, "Decoding performance and complexity analysis for analog and digital channel decoders", in Proc. IEEE Vehicular Technology Conf., May 2001, pp. 1277-1281.
5. D. A. Johns and B. Zand, "High-speed CMOS analog Viterbi detector for 4-PAM partial-response signaling," IEEE J. Solid-State Circuits, vol. 37, pp. 895-903, July 2002.
6. J. Hagenauer and M. Winklhofer, "The analog decoder," in Proc. IEEE Int. Symp. Information Theory, Aug. 1998, p. 145.
7. H. A. Loeliger, F. Lustenberger, M. Helfenstein, and F. Tarkoy, "Probability propagation and decoding in analog VLSI," IEEE Trans. Inform. Theory, vol. 47, pp. 837-843, Feb. 2001.
8. M. Moerz, T. Gabara, R. Yan, and J. Hagenauer, "An analog 0.25 μm BiCMOS tailbiting MAP decoder," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2000, pp. 356-357.
9. F. Lustenberger, M. Helfenstein, G. S. Moschytz, H. A. Loeliger, and F. Tarkoy, "All analog decoder for (18,9,5) tail-biting trellis code," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Sept. 1999, pp. 362-365.
10. F. Lustenberger, "On the design of analog VLSI iterative decoders," Ph.D. dissertation, Swiss Federal Inst. Technol., Lausanne, 2000.
11. J. Dai, "Design methodology for analog VLSI implementation of error control decoders," Ph.D. dissertation, Univ. Utah, Salt Lake City, 2001.
12. A. R. Calderbank, G. D. Forney, and A. Vardy, "Minimal tail-biting trellises: The Golay code and more," IEEE Trans. Inform. Theory, vol. 45, pp. 1435-1455, 1999.
13. J. B. Anderson and S. M. Hladik, "Tailbiting MAP decoders," IEEE J. Select. Areas Commun., vol. 16, pp. 297-302, Feb. 1998.
14. T. Serrano-Gotarredona, B. Linares-Barranco, and A. G. Andreou, "A general translinear principle of subthreshold MOS transistors," IEEE Trans. Circuits Syst. I, vol. 46, pp. 607-616, May 1999.
15. A. Worthen, S. Hong, R. Gupta, and W. Stark, "Performance optimization of VLSI transceivers for low-energy communications systems," in Proc. Military Communications Conf., Nov. 1999, pp. 1434-1438.