Fast fourier transform algorithm for low-power and area-efficient implementation

IEICE Transactions on Communications

Volumn E89-B, Issue 4, 2006, Pages 1425-1429

  Jung Yeol, O H ^a   Lim, Myoung Seob ^b  

^a Electronics and Telecommunications Research Institute (ETRI)   (South Korea)

^b Chonbuk National University   (South Korea)

Author keywords

CSD; FFT; Multiplier; Radix 22; Radix 24; SDF

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; ELECTRIC POWER UTILIZATION; FREQUENCY MULTIPLYING CIRCUITS; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING;

AREA-EFFICIENT IMPLEMENTATION; CSD; MULTIPLIERS; POWER CONSUMPTION; SDF;

FAST FOURIER TRANSFORMS;

EID: 33646248071     PISSN: 09168516     EISSN: 17451345     Source Type: Journal    
DOI: 10.1093/ietcom/e89-b.4.1425     Document Type: Article

References (7)

1. S. He and M. Torkelson. "Designing pipeline FFT processor for OFDM (de) modulation," Proc. IEEE URSI Int. Symp, Signals, Syst., Electron., pp.257-262, 1998.
2. J. Melander, Design of SIC FFT Architectures, Linköping Studies in Science and Technology. Thesis no.618, Linköping University. Sweden, 1997.
3. J.Y. Oh. J.S. Cha. S.K. Kim. and M.S. Lim, "Implementation of orthogonal frequency division multiplexing using radix-N pipeline fast Fourier transform (FFT) processor." Jpn. J. Appl. Phys. 1. vol.42. Regul. Pap. Short Notes. no.4B. pp. 1-6, 2003.
4. K.K. Parhi, VLSI digital signal processing systems. John Wiley & Sons, USA, 1999.
5. S.M. Kim. J.G. Chung. and K.K. Parhi, "Design of low error CSD fixed-width multiplier," IEEE Inter. Symp. Cir., Syst., vol.1, pp.I-69-I-72, 2002.
6. K.J. Cho, K.C. Lee, J.G. Chung, and K.K. Parhi, "Design of low-error fixed-width modified booth multiplier." IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.12, no.5. pp.522-531, 2004.
7. J.S. Lee. J.H. Lee, M.H. Sunwoo, S.M. Moh, and S.K. Oh, "A DSP architecture for high-speed FFT in OFDM systems," ETRI J., vol.24, no.5, pp.391-397, 2002.