Low-complexity reorder buffer architecture

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2002, Pages 57-66

  Kucuk, Gurhan ^a   Ponomarev, Dmitry ^a   Ghose, Kanad ^a  

^a State University of New York at Binghamton   (United States)

Author keywords

Low complexity datapath; Low power design; Reorder buffer

Indexed keywords

BUFFER STORAGE; COMPUTATIONAL COMPLEXITY; DATA RECORDING; ENERGY CONSERVATION; ENERGY DISSIPATION; MICROPROCESSOR CHIPS;

LOW-COMPLEXITY RECORDERS;

COMPUTER ARCHITECTURE;

EID: 0036374205     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/514191.514202     Document Type: Conference Paper

References (18)

1. Power-aware microarchitecture: Design and modeling challenges for next-generation microprocessors
2. Reducing the complexity of the register file in dynamic superscalar processor
3. Loose loops sink chips
4. Multiple-banked register file architecture
5. Energy-effective issue logic
6. PA-8000 combines complexity and speed
7. Reducing register file power consumption by exploiting value lifetime characteristics
8. The alpha 21264 microprocessor
9. Energy-efficient instruction dispatch buffer design
10. Exploiting short-lived variables in superscalar processors
11. Non-consistent dual register files to reduce register pressure
12. Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources
13. AccuPower: An accurate power estimation tool for superscalar microprocessors
14. AMD's K5 designed to outrun pentium
15. Implementation of precise interrupts in pipelined processors