-
1
-
-
0023210872
-
An automatic rectilinear partitioning procedure for standard cells
-
M. C. Chi, "An automatic rectilinear partitioning procedure for standard cells," in Proc. 24th ACM/IEEE Design Autom. Conf., pp. 50-55, 1987.
-
(1987)
Proc. 24th ACM/IEEE Design Autom. Conf.
, pp. 50-55
-
-
Chi, M.C.1
-
2
-
-
0022199376
-
An analytical algorithm for placement of arbitrarily sized rectangular blocks, in
-
L. Sha and R. W. Dutton, "An analytical algorithm for placement of arbitrarily sized rectangular blocks," in Proc. 22th ACM/IEEE Design Autom. Conf., 1985, pp. 602-608.
-
(1985)
Proc. 22th ACM/IEEE Design Autom. Conf.
, pp. 602-608
-
-
Sha, L.1
Dutton, R.W.2
-
3
-
-
0023978676
-
Model and solution strategy for placement of rectangular blocks in the Euclidean plane
-
Mar.
-
A. Alon and U. Ascher, "Model and solution strategy for placement of rectangular blocks in the Euclidean plane," IEEE Trans. Computer-Aided Design, vol. 7, no. 3, pp. 378-386, Mar. 1988.
-
(1988)
IEEE Trans. Computer-Aided Design
, vol.7
, Issue.3
, pp. 378-386
-
-
Alon, A.1
Ascher, U.2
-
5
-
-
0029488327
-
Rectangle-packing-based module placement, in
-
H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "Rectangle-packing-based module placement," in Proc. IEEE Int. Conf. Computer-Aided Design, pp. 472-479, 1995.
-
(1995)
Proc. IEEE Int. Conf. Computer-Aided Design
, pp. 472-479
-
-
Murata, H.1
Fujiyoshi, K.2
Nakatake, S.3
Kajitani, Y.4
-
6
-
-
0030378255
-
VLSI module placement based on rectangle-packing by the sequence pair
-
Dec.
-
H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "VLSI module placement based on rectangle-packing by the sequence pair," IEEE Trans. Computer-Aided Design, vol. 15, pp. 1518-1524, Dec. 1996.
-
(1996)
IEEE Trans. Computer-Aided Design
, vol.15
, pp. 1518-1524
-
-
Murata, H.1
Fujiyoshi, K.2
Nakatake, S.3
Kajitani, Y.4
-
7
-
-
0003076589
-
-
S. Nakatake, H. Murata, K. Fujiyoshi, and Y. Kajitani, "Bounded-slicing structure for module placement," Tech. Rep. Institute of Electronics, Information, and Communication Engineers (IEICE), vol. VLD94, no. 313, pp. 19-24, 1994.
-
(1994)
Bounded-slicing structure for module placement, Tech. Rep. Institute of Electronics, Information, and Communication Engineers (IEICE), vol. VLD94
, Issue.313
, pp. 19-24
-
-
Nakatake, S.1
Murata, H.2
Fujiyoshi, K.3
Kajitani, Y.4
-
8
-
-
0030408582
-
Module placement on BSG-structure and IC layout applications
-
S. Nakatake, K. Fujiyoshi, H. Murata, and Y. Kajitani, "Module placement on BSG-structure and IC layout applications," in Proc. IEEE Int. Conf. Computer-Aided Design, pp. 484-491, 1996.
-
(1996)
Proc. IEEE Int. Conf. Computer-Aided Design
, pp. 484-491
-
-
Nakatake, S.1
Fujiyoshi, K.2
Murata, H.3
Kajitani, Y.4
-
9
-
-
0003962144
-
-
T. Takahashi, "An algorithm for finding a maximum-weight decreasing sequence in a permutation, motivated by rectangle packing problem," Tech. Rep. IEICE, vol. VLD96, no. 201, pp. 31-35, 1996.
-
(1996)
An algorithm for finding a maximum-weight decreasing sequence in a permutation, motivated by rectangle packing problem, Tech. Rep. IEICE, vol. VLD
, vol.96
, Issue.201
, pp. 31-35
-
-
Takahashi, T.1
|