-
1
-
-
26444479778
-
Optimization by simulated annealing
-
Kirkpatrick S. Optimization by simulated annealing. Science 100, 1983, pp.671-680.
-
(1983)
Science
, vol.100
, pp. 671-680
-
-
Kirkpatrick, S.1
-
2
-
-
0030214139
-
GALLO: A genetic algorithm for floorplan area optimization
-
Rebaudengo M, Reorda M S. GALLO: A genetic algorithm for floorplan area optimization. IEEE Tran. CAD, 1995, 15(8): 943-951.
-
(1995)
IEEE Tran. CAD
, vol.15
, Issue.8
, pp. 943-951
-
-
Rebaudengo, M.1
Reorda, M.S.2
-
4
-
-
0026175734
-
Branch-and-bound placement for building block layout
-
USA
-
Onodera H, Taniguchi Y, Tamaru K. Branch-and-bound placement for building block layout. In 28th ACM/IEEE DAC, USA, 1991, pp.433-439.
-
(1991)
28th ACM/IEEE DAC
, pp. 433-439
-
-
Onodera, H.1
Taniguchi, Y.2
Tamaru, K.3
-
6
-
-
0030408582
-
Module placement on BSG-structure and IC layout applications
-
USA
-
Nakatake S, Fujiyoshi K, Murata H, Kajitani Y. Module placement on BSG-structure and IC layout applications. ACM/IEEE ICCAD, USA, 1996, pp.484-491.
-
(1996)
ACM/IEEE ICCAD
, pp. 484-491
-
-
Nakatake, S.1
Fujiyoshi, K.2
Murata, H.3
Kajitani, Y.4
-
7
-
-
0030685651
-
Cluster refinement for block placement
-
Xu J, Guo P N, Cheng C K. Cluster refinement for block placement. In 34th ACM/IEEE Design Automation Conference (DAC), USA, 1997, pp.762-765.
-
34th ACM/IEEE Design Automation Conference (DAC), USA, 1997
, pp. 762-765
-
-
Xu, J.1
Guo, P.N.2
Cheng, C.K.3
-
8
-
-
0032690067
-
An O-tree representation of non-slicing floorplan and its applications
-
Guo P N, Cheng C K, Yoshimura T. An O-tree representation of non-slicing floorplan and its applications. In 36th ACM/IEEE Design Automation Conference (DAC), USA, 1999, pp.268-273.
-
36th ACM/IEEE Design Automation Conference (DAC), USA, 1999
, pp. 268-273
-
-
Guo, P.N.1
Cheng, C.K.2
Yoshimura, T.3
-
9
-
-
0034481271
-
Corner block list: An efficient and effective topological representation of non-slicing floorplan
-
Hong Xianlong, Huang Gang, Cai Yici et al. Corner block list: An efficient and effective topological representation of non-slicing floorplan. ACM/IEEE 2000 Int. Conf. Computer Aided Design (ICCAD), USA, 2000, pp.8-12.
-
ACM/IEEE 2000 Int. Conf. Computer Aided Design (ICCAD), USA, 2000
, pp. 8-12
-
-
Hong, X.1
Huang, G.2
Cai, Y.3
-
10
-
-
0016557674
-
Multidimensional binary search trees used for associative searching
-
Bentley J L. Multidimensional binary search trees used for associative searching. Communication of ACM, 1975, 18(9): 509-517.
-
(1975)
Communication of ACM
, vol.18
, Issue.9
, pp. 509-517
-
-
Bentley, J.L.1
-
11
-
-
0347211365
-
VLSI module placement with pre-placed modules and with consideration of congestion using solution space smoothing
-
Japan
-
Dong Sheqin, Hong Xianlong, Qi Xin et al. VLSI module placement with pre-placed modules and with consideration of congestion using solution space smoothing. ACM/IEEE ASP-DAC, Japan, 2003, pp.741-744.
-
(2003)
ACM/IEEE ASP-DAC
, pp. 741-744
-
-
Dong, S.1
Hong, X.2
Qi, X.3
-
12
-
-
85039576619
-
Research on the less flexibility first optimization algorithm [thesis]
-
Dept. of Comput, Sci. & Tech., Tsinghua Univ.
-
Zhong Xiu. Research on the less flexibility first optimization algorithm [thesis]. Dept. of Comput, Sci. & Tech., Tsinghua Univ., 2002.
-
(2002)
-
-
Zhong, X.1
|