Pattern routing: Use and theory for increasing predictability and avoiding coupling

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 21, Issue 7, 2002, Pages 777-790

  Kastner, Ryan ^a,b   Bozorgzadeh, Elaheh ^a,b   Sarrafzadeh, Majid ^a,b  

^a IEEE   (United States)

^b University of California   (United States)

Author keywords

Congestion; Coupling; Detailed routing; Global routing; Interconnect; Pattern routing; Physical design; Routing estimation

Indexed keywords

COUPLING CAPACITANCE; GLOBAL ROUTING; INTERCONNECT DELAY; PATTERN ROUTING;

ALGORITHMS; CAPACITANCE; COMPUTATIONAL COMPLEXITY; COMPUTER AIDED DESIGN; COUPLED CIRCUITS; DELAY CIRCUITS; ELECTRIC NETWORK TOPOLOGY; ESTIMATION; MATHEMATICAL MODELS; THRESHOLD VOLTAGE;

INTEGRATED CIRCUIT LAYOUT;

EID: 0036638291     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2002.1013891     Document Type: Article

References (45)

1. Complexity of computer computations
2. An algorithm for path connection and its application
3. Buffer placement in distributed RC-tree networks for minimal elmore delay
4. Design methodologies for noise in digital integrated circuits
5. Interconnect scaling: Signal integrity and performance in future high-speed CMOS designs
6. An optimal algorithm for river routing with crosstalk constraints
7. COP: A crosstalk optimization for gridded channel routing
8. Minimum crosstalk switchbox routing
9. Post global routing crosstalk risk estimation and reduction
10. Cross point assignment with global rerouting for general-architecture designs
11. Timing and crosstalk driven area routing
12. Global routing with crosstalk constraints
13. Coupling aware routing
14. Predictable routing
15. An exact algorithm for coupling-free routing
16. A new approach to the rectilinear steiner tree problem
17. Creating and exploiting flexibility in steiner trees
18. Rectilinear line segment intersection, layered segment trees and dynamization
19. DRAGON: Fast standard-cell placement for large circuits
20. A simple yet effective technique for global wiring
21. Unifying behavioral synthesis and physical design
22. A global wiring paradigm for deep submicron design
23. Requirements for models of achievable routing
24. Performance optimization of VLSI interconnect layout
25. Interconnect design for deep submicron IC's
26. Interconnect inductance effects on delay and crosstalk for long on-chip nets with fast input slew rates
27. Layout techniques for minimizing on-chip interconnect self inductance
28. Techniques for crosstalk avoidance in the physical design of high-performance digital systems
29. Benchmarks for layout synthesis - Evolution and current status
30. Timing driven maze routing
31. Design and analysis of physical design algorithms
32. Single-layer global routing
33. A heuristic planar routing algorithm for high performance single-layer layout
34. DUNE: A multi-layer gridless routing system with wire planning
35. A postprocessing algorithm for crosstalk-driven wire perturbation
36. On the complexity of timetable and multicommodity flow problems
37. Single bend writing
38. The ISPD98 circuit benchmark suite
39. Interconnect delay estimation models for synthesis and design planning
40. The FMSAT satisfiability solver: Hypergraph partitioning meets boolean satisfiability