A low power 6-bit flash ADC with reference voltage and common-mode calibration

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 4, 2009, Pages 1041-1046

  Chen, Chun Ying ^a   Le, Michael Q ^a   Kim, Kwang Young ^a  

^a BROADCOM CORPORATION   (United States)

Author keywords

Analog to digital (A D) conversion; Calibration; Mixed analog digital integrated circuits; Offset cancellation

Indexed keywords

ANALOG CIRCUITS; CALIBRATION; INTEGRATED CIRCUITS; MULTICARRIER MODULATION;

ANALOG-TO-DIGITAL (A/D) CONVERSION; COMMON MODES; DEVICE MISMATCHES; FLASH-ADC; LOW-POWER; MIXED ANALOG-DIGITAL INTEGRATED CIRCUITS; OFFSET CANCELLATION; POWER DISSIPATIONS; REFERENCE VOLTAGES; SAMPLE RATES; SMALL DEVICES;

DIGITAL INTEGRATED CIRCUITS;

EID: 63449113431     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2014701     Document Type: Conference Paper

References (20)

1. K. Nagaraj, D. Martin, M. Wolfe, R. Chattopadhyay, S. Pavan, J. Cancio, and T. Viswanathan, "A 700 MSample/s 6b read channel A/D converter with 7b servo mode," in IEEE ISSCC Dig. Tech. Papers, Feb. 2000, pp. 426-427.
2. S. Huss, M. Mullen, C. Gray, R. Smith, M. Summers, J. Shafer, P. Heron, T. Sawinska, and J. Medero, "A DSP based 10 baseT/100 baseTX Ethernet transceiver in a 1.8 V, 0.18 um. CMOS technology," in Proc. IEEE Custom Integrated Circuits Conf., 2001, pp. 135-138.
3. D. Sun, A. Xotta, and A. Abidi, "A 1 GHz CMOS analog-front-end for a partial-response read channel," IEEE J. Solid-State Circuits, vol. 40, no. 11, pp. 2275-2285, Nov. 2005.
4. I. Mehr and D. Dalton, "A 500 MSample/s ADC or a hard disk-drive channel," IEEE J. Solid-State Circuits, vol. 34, no. 7, pp. 912-920, Jul. 1999.
5. Y. Tamba and K. Yamakido, "A CMOS 6-b 500 MSample/s ADC for a hard drive read channel," in IEEE ISSCC Dig. Tech. Papers, Feb. 1999, pp. 324-325.
6. S. Tsukamoto, W. Schofield, and T. Endo, "A CMOS 6-b 400 MSample/s ADC with error correction," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1939-1947, Dec. 1998.
7. M. Choi and A. Abidi, "A 6b 1.3 GSamples/s A/D converter in 0.35 μm CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2001, pp. 126-127.
8. 2 in 0.13 μm CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 260-261.
9. H. Pan, M. Segami, M. Choi, J. Cao, F. Hator, and A. Abidi, "A 3.3 V 12b 50 MSample/s A/D converter in 0.6 um CMOS with over 80 dB SFDR," in IEEE ISSCC Dig. Tech. Papers, Feb. 2000, pp. 40-41.
10. K. Kattermann and J. Barrow, "A technique for reducing differential nonlinearity errors in flash A/D converters," in IEEE ISSCC Dig. Tech. Papers, Feb. 1991, pp. 170-171.
11. 2," in IEEE ISSCC Dig. Tech. Papers, Feb. 1997, pp. 136-137.
12. R. Taft, C. Menkus, M. R. Tursi, O. Hidri, and V. Pons, "A 1.8 V 1.6 GS/s 8b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 252-253.
13. H. Reyhani and P. Quinlan, "A 5 V, 6-b, 80 Ms/s BiCMOS flash ADC," IEEE J. Solid-State Circuits, vol. 29, no. 8, pp. 873-878, Aug. 1994.
14. P. Scholtens and M. Vertregt, "A 6-b 1.6 Gsample/s flash ADC in 0.18 μm CMOS using averaging termination," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1599-1609, Dec. 2002.
15. K. Uyttenhove and M. Steyaert, "A 1.8 V 6-bit 1.3 GHz flash ADC in 0.25 pm CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1115-1122, Jul. 2003.
16. X. Jiang, Z. Wang, and M. Chang, "A 2 GS/s 6b ADC in 0.18 μm CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2003, pp. 322-323.
17. M. Pelgrom, A. Duinmaijer, and A. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433-1440, Oct. 1989.
18. R. W. Gregor, "On the relationship between topography and transistor matching in an analog CMOS technology," IEEE Trans. Electron Device, vol. 39, no. 2, pp. 275-282, Feb. 1992.
19. J.-B. Shyu, G. C. Temes, and F. Krummenacher, "Random error effect in matched MOS capacitors and current sources," IEEE J. Solid-State Circuits, vol. SC-19, pp. 948-955, Dec. 1984.
20. C. Y. Chen, M. Le, and K. Y. Kim, "A low power 6-bit flash ADC with reference voltage and common-mode calibration," in Symp. VLSI Circuits Dig., Jun. 2008, pp. 12-13.