Reconfigurable array for transcendental functions calculation

Proceedings of the 2008 International Conference on Field-Programmable Technology, ICFPT 2008

Volumn , Issue , 2008, Pages 49-56

  Sima, Mihai ^a   McGuire, Michael ^a   Miller, Scott ^a  

^a UNIVERSITY OF VICTORIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL SUPPORTS; CHEBYSHEV SERIES; FIXED-POINT ARITHMETICS; INTERCONNECT LAYERS; RECONFIGURABLE ARRAYS; RECONFIGURABLE FABRICS; SHIFT ANDS; SHIFT OPERATIONS; SHIFT-AND-ADD OPERATIONS; TRANSCENDENTAL FUNCTIONS; WORD LENGTHS;

BUILDING MATERIALS;

EID: 63049126057     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2008.4762365     Document Type: Conference Paper

References (35)

1. I. Koren, Computer Arithmetic Algorithms, 2nd ed. Natick, Massachusetts, A. K. Peters Ltd., 2001.
2. J.-M. Muller, Elementary Functions: Algorithms and Implementation, 2nd ed. Cambridge, Massachusetts, Birkhäuser Boston, 2005.
3. G. Tharakan and S. Kang, "A New Design of a Fast Barrel Switch Network," IEEE J. Solid-State Circuits, vol. 27, no. 2, pp. 217-221, Feb. 1992.
4. R. Pereira, J. Michell, and J. Solana, "Fully Pipelined TSPC Barrel Shifter for High-Speed Applications," IEEE J. Solid-State Circuits, vol. 30, no. 6, pp. 686-690, June 1995.
5. P. A. Beerel, S. Kim, P.-C. Yeh, and K. Kim, "Statistically Optimized Asynchronous Barrel Shifters for Variable Length Codecs," in Proc. the ACM Intl. Symp. Low Power Electronics and Design (ISLPED 99). San Diego, California, Aug. 1999, pp. 261-263.
6. D. A. Buell and K. L. Pocek, "Custom Computing Machines: An Introduction," J. Supercomputing, vol. 9, no. 3, pp. 219-230, 1995.
7. S. A. Hauck, "The Roles of FPGA's in Reprogrammable Systems," Proceedings of the IEEE, vol. 86, no. 4, pp. 615-638, Apr. 1998.
8. Xilinx Incorporated., "http://www.xilinx.com/," Xilinx Inc., San Jose, California [Online]. Available: http://www.xilinx.com/
9. Altera Corporation., "http://www.altera.com/," Altera Corp., San Jose, California [Online]. Available: http://www.altera.com/
10. P. Metzgen, "A High Performance 32-bit ALU for Programmable Logic," in 12th ACM/SIGDA Intl. Symp. Field Programmable Gate Arrays (FPGA 2004). Monterey, California, Feb. 2004, pp. 61-70.
11. P. Gigliotti, "Implementing Barrel Shifters Using Multipliers," Xilinx Inc., San Jose, California, Application Note XAPP195, Aug. 2004.
12. S. C. Goldstein et al., "PipeRench: A Coprocessor for Streaming Multimedia Acceleration," in the 26th Intl. Symp. on Computer Architecture (ISCA 99). Atlanta, Georgia, May 1999, pp. 28-39.
13. K. Sarrigeorgidis and J. M. Rabaey, "A Scalable Configurable Architecture for Advanced Wireless Communication Algorithms," J. VLSI Signal Processing, vol. 45, no. 3, pp. 127-151, Dec. 2006.
14. C. Ebeling, D. C. Cronquist, and P. Franklin, "RaPiD - Reconfigurable Pipelined Datapath," in 6th Intl. Workshop on Field Programmable Logic and Applications (FPL '96). Field-Programmable Logic: Smart Applications, New Paradigms and Compilers, ser. LNCS, vol. 1142. Darmstadt, Germany: Sept. 1996, pp. 126-135.
15. A. DeHon, "Reconfigurable Architectures for General-Purpose Computing," Massachusetts Institute of Technology, Cambridge, Massachusetts, A.I. 1586, Oct. 1996.
16. R. W. Bemer, "A Machine Method for Square-Root Computation," Communications of the ACM, vol. 1, no. 1, pp. 6-7, Jan. 1958.
17. R. W. Bemer, "A Subroutine Method for Calculating Logarithms," Communications of the ACM, vol. 1, no. 5, pp. 5-8, May 1958.
18. W.-H. Chu and D. R. Saathoff, "A Semi-Iterative Process for Evaluating Arctangents," Comm. the ACM, vol. 6, no. 9, pp. 516-517, Sept. 1963.
19. -1 x," IEEE Tran. Electronic Computers, vol. EC-14, no. 1, pp. 85-86, Feb. 1965.
20. J. E. Voider, "The CORDIC trigonometric computing technique," IRE Tran. Electronic Computers, vol. EC-8, no. 3, pp. 330-334, Sept. 1959.
21. J. Walther, "A unified algorithm for elementary functions," in Proc. the Spring Joint Computer Conf. the Am. Fed. of Information Processing Soc. (AFIPS), vol. 38. Arlington, Virginia, 1971, pp. 379-385.
22. N. Bansal, S. Gupta, N. Dutt, and A. Nicolau, "Analysis of the Performance of Coarse-Grain Reconfigurable Architectures with Different Processing Element Configurations," in Workshop on Architecture Specific Processors (WASP 2003) Digest, San Diego, California, Dec. 2003. [Online]. Available: http://dogbert.eng.umd.edu/wasp03/
23. J. Mitchell, "Computer Multiplication and Division using Binary Logarithms," IEEE Tran. Electronic Computers, pp. 512-517, 1962.
24. J.-A. Piñeiro, M.D. Ercegovac, and J.D. Bruguera, "High-Radix Logarithm with Selection by Rounding: Algorithm and Implementation," J. VLSI Signal Processing Systems, vol. 40, no. 1, pp. 109-123, May 2005.
25. J. R. Cavallaro and F. T. Luk, "CORDIC Arithmetic for an SVD Processor," J. Parallel and Distributed Computing, vol. 5, no. 3, pp. 271-290, June 1988.
26. T. C. Chen, "Automatic Computation of Exponentials, Logarithms, Ratios, and Square Roots," IBM Journal of Research and Development, vol. 16, no. 4, pp. 380-388, July 1972.
27. S. Miller, M. Sima, and M. McGuire, "Alternatives in Designing Level-Restoring Buffers for Interconnection Networks in Field-Programmable Gate Arrays," in Proc. the 10th Euromicro Conf. Digital System Design Architectures, Methods and Tools (DSD 2007), Lübeck, Germany, Aug. 2007, pp. 138-146.
28. S. Miller, M. Sima, and M. McGuire, "VLSI Implementation of a Shift-Enabled Reconfigurable Array," in Proc. the IEEE Intl. Symp. Circuits and Systems (ISCAS 2008), Seattle, Washington, May 2008, pp. 1360-1363.
29. -1 Using CORDIC," IEEE Tran. Computers, vol. 42, no. 1, pp. 118-122, Jan. 1993.
30. J. M. Rabaey, A. Chandrakasan, and B. Nikolić, Digital Integrated Circuits: A Design Perspective, 2nd ed. Prentice-Hall, 2003.
31. M. Sima and M. McGuire, "Embedded Reconfigurable Solution for OFDM Detection over Fast Fading Radio Channels," in Proc. the IEEE Workshop on Signal Processing Systems (SiPS 2007). Shanghai, China, Oct. 2007, pp. 13-18.
32. I. Kuon and J. Rose, "Measuring the Gap Between FPGAs and ASICs," IEEE Tran. Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 2, pp. 203-215, Feb. 2007.
33. S. Miller, M. Sima, and M. McGuire, "Transcedental Functions on a Shift-Enabled Reconfigurable Device: CORDIC as a Case-Study," in Proc. the 42nd Annual Asilomar Conf. Signals, Systems, and Computers (Asilomar 2008), Pacific Grove, California, Oct. 2008, (accepted).
34. D. C. Cronquist, C. Fisher, M. Figueroa, P. Franklin, and C. Ebeling, "Architecture Design of Reconfigurable Pipelined Datapaths," Advanced Research in VLSI, pp. 23-40, 1999.
35. H. Schmit et al., "PipeRench: A Virtualized Programmable Datapath in 0.18 Micron Technology," in Proc. IEEE 2002 Custom Integrated Circuits Conf. (CICC'02). Orlando, Florida, May 2002, pp. 63-66.