Embedded reconfigurable solution for OFDM detection over fast fading radio channels

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Volumn , Issue , 2007, Pages 13-18

  Sima, Mihai ^a   McGuire, Michael ^a  

^a UNIVERSITY OF VICTORIA   (Canada)

Author keywords

CORDIC; Fast fading; OFDM; QR decomposition; Software defined radio

Indexed keywords

COMPUTER HARDWARE; DEMODULATION; DIGITAL ARITHMETIC; DIGITAL COMPUTERS; DIGITAL SIGNAL PROCESSING; EMBEDDED SYSTEMS; FADING CHANNELS; FREQUENCY ALLOCATION; FREQUENCY DIVISION MULTIPLEXING; INFORMATION RETRIEVAL; INTEGRATED CIRCUITS; MULTICARRIER MODULATION; OPTICAL VARIABLES MEASUREMENT; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING; PIPELINES; RADIO; RADIO RECEIVERS; ROTATION; SIGNAL PROCESSING; TECHNICAL PRESENTATIONS; TRANSFER MATRIX METHOD; WIRELESS TELECOMMUNICATION SYSTEMS;

CORDIC; FAST FADING; OFDM; QR DECOMPOSITION; SOFTWARE-DEFINED RADIO;

FADING (RADIO);

EID: 47949129391     PISSN: 15206130     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIPS.2007.4387509     Document Type: Conference Paper

References (22)

1. Y.-S. Choi, P. Voltz, and F. Cassara, "On Channel Estimation and Detection for Multicarrier Signals in Fast and Selective Rayleigh Fading Channels," IEEE Trans. Commun., vol. 49, no. 8, pp. 1375-1387, Aug. 2001.
2. M. McGuire and M. Sima, "Block-wise Parallel Detection for OFDM with Fast Fading," in Proc. 15th IEEE Int'l Conf. Digital Signal Processing (DSP 2007), Cardiff, Wales, U.K., July 2007, accepted.
3. X. Cai and G.B. Giannakis, "Bounding performance and suppressing intercarrier interference in wireless mobile OFDM," IEEE Trans. Commun., vol. 51, no. 12, pp. 2047-2056, Dec. 2003.
4. M. Dillinger, K. Madani, and N. Alonistioti, Eds., Software Defined Radio: Architectures, Systems and Functions, John Wiley & Sons, July 2003.
5. Altera Corporation, Inc., Stratix II Device Handbook, San Jose, California, Aug. 2006.
6. Altera Corporation, Inc., Nios II Processor Reference Handbook, San Jose, California, May 2006.
7. D.A. Patterson and J.L. Hennessy, Computer Architecture. A Quantitative Approach, Morgan Kaufmann, second edition, 1996.
8. G.H. Golub and C.F. van Loan, Matrix Computations, The Johns Hopkins University Press, 3rd edition, 1996.
9. J.E. Volder, "The CORDIC trigonometric computing technique," IRE Trans. Electronic Computers, vol. EC-8, no. 3, pp. 330-334, Sept. 1959.
10. J.S. Walther, "A unified algorithm for elementary functions," in Proc. Spring Joint Computer Conf. the Am. Federation of Information Processing Soc. (AFIPS), Arlington, Virginia, 1971, vol. 38, pp. 379-385.
11. S. Brown, M. Khellah, and Z. Vranesić, "Minimizing FPGA Interconnect Delays," IEEE Design & Design of Computers, vol. 13, no. 4, 1996.
12. P. Metzgen, "A High Performance 32-bit ALU for Programmable Logic," in 12th ACM/SIGDA Int'l Symp. Field Programmable Gate Arrays (FPGA 2004), Monterey, California, Feb. 2004, pp. 61-70.
13. H.M. Ahmed, J.-M. Delosme, and M. Morf, "Highly Concurrent Computing Structures for Matrix Arithmetic and Signal Processing," IEEE Computer, vol. 15, no. 1, pp. 65-82, Jan. 1982.
14. G.L. Haviland and Al A.Tuszynski, "A CORDIC Arithmetic Processor Chip," IEEE Tran. Comput., vol. C-29, no. 2, pp. 68-79, Feb. 1980.
15. J.-M. Delosme, "VLSI Implementation of Rotations in Pseudo-Euclidian Spaces," in Proc. IEEE Int'l Conf. Acoust., Speech, and Signal Process. (ICASSP 1983), Boston, Massachusetts, Apr. 1983, vol. 8, pp. 927-930.
16. J.R. Cavallaro and FT. Luk, "CORDIC Arithmetic for an SVD Processor," J. Parallel and Distrib. Computing, vol. 5, no. 3, pp. 271-290, June 1988.
17. B. Yang and J. Böhme, "Reducing the Computations of the SVD Array given by Brent and Luk," in Advanced Algorithms and Architectures, vol. 1152 of Int'l SPIE Proc., San Diego, California, Aug. 1989, pp. 92-102.
18. A.A.J. de Lange, A.J. van der Hoeven, E.F. Deprettere, and J. Bu, "An optimal floating-point pipeline CMOS CORDIC processor," in Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS 1988), Helsinki, Finland, June 1988, vol. 3, pp. 2043-2047.
19. V.H. Allan, R.B. Jones, R.M. Lee, and S.J. Allan, "Software Pipelining," ACM Computing Surveys (CSUR), vol. 27, no. 3, pp. 367-432, Sept. 1995.
20. M. Lam, "Software pipelining: an effective scheduling technique for VLIW machines," in Proc. CM SIGPLAN 1988 Conf. Programming Language Design and Implementation (PLDI '88), New York, NY, U.S.A., June 1988, pp. 318-328.
21. A.K. Jones, R. Hoare, D. Kusic, J. Fazekas, and J. Foster, "An FPGA-based VLIW Processor with Custom Hardware Execution," in Proc. ACM/SIGDA 13th Int'l Symp. Field-Programmable Gate Arrays (FPGA '05), Monterey, California, Feb. 2005, pp. 107-117.
22. M. Sima and M. McGuire, "CORDIC Scenario for Kalman-Based Channel Estimation," in Proc. 10th IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PacRim 2005), Victoria, B.C., Canada., Aug. 2005, pp. 165-168