VLSI implementation of a shift-enabled reconfigurable array

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2008, Pages 1360-1363

  Miller, Scott ^a   Sima, Mihai ^a   McGuire, Michael ^a  

^a UNIVERSITY OF VICTORIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER NETWORKS; MATRIX ALGEBRA; SWITCHES; TECHNICAL PRESENTATIONS;

COARSE GRAIN RECONFIGURABLE ARRAYS; INTERNATIONAL SYMPOSIUM; RECONFIGURABLE ARRAYS;

ARRAY PROCESSING;

EID: 51749085076     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2008.4541679     Document Type: Conference Paper

References (26)

1. I. Koren, Computer Arithmetic Algorithms, 2nd ed., A.K. Peters, 2001.
2. J.-M. Muller, Elementary Functions: Algorithms and Implementation, 2nd ed., Birkhäuser Boston, 2005.
3. G. Tharakan and S. Kang, "A New Design of a Fast Barrel Switch Network," IEEE J. Solid-State Circuits, vol. 27, no. 2, pp. 217-221, Feb. 1992.
4. R. Pereira, J. Michell, and J. Solana, "Fully Pipelined TSPC Barrel Shifter for High-Speed Applications," IEEE J. Solid-State Circuits, vol. 30, no. 6, pp. 686-690, June 1995.
5. P. A. Beerel, S. Kim, P.-C. Yeh, and K. Kim, "Statistically Optimized Asynchronous Barrel Shifters for Variable Length Codecs," in Proc. the ACM Int'l Symp. Low Power Electronics and Design. San Diego, California, Aug. 1999, pp. 261-263.
6. 3L)," IEEE Trans. Circuits and Systems - I: Regular Papers, vol. 53, no. 10, pp. 2194-2202, Oct. 2006.
7. D. A. Buell and K. L. Pocek, "Custom Computing Machines: An Introduction," J. Supercomputing, vol. 9, no. 3, pp. 219-230, 1995.
8. Altera Corporation, San Jose, California: http://www.altera.com/
9. Xilinx Incorporated, San Jose, California: http://www.xilinx.com/
10. P. Metzgen, "A High Performance 32-bit ALU for Programmable Logic," in 12th ACM/SIGDA Int'l Symp. Field Programmable Gate Arrays. Monterey, California, Feb. 2004, pp. 61-70.
11. E. Mirsky and A. DeHon, "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources," in 4th IEEE Symp. FPGAs for Custom Computing Machines. Napa Valley, California, Apr. 1996, pp. 157-166.
12. S. C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. R. Taylor, and R. Laufer, "PipeRench: A Coprocessor for Streaming Multimedia Acceleration," in The 26th Int'l Symp. Computer Architecture. Atlanta, Georgia, May 1999, pp. 28-39.
13. K. Sarrigeorgidis and J. M. Rabaey, "A Scalable Configurable Architecture for Advanced Wireless Communication Algorithms," The Journal of VLSI Signal Processing, vol. 45, no. 3, pp. 127-151, Dec. 2006.
14. C. Ebeling, D. C. Cronquist, and P. Franklin, "RaPiD - Reconfigurable Pipelined Datapath," in 6th Int'l Workshop on Field Programmable Logic and Applications. Field-Programmable Logic: Smart Applications, New Paradigms and Compilers, ser. Lecture Notes in Computer Science (LNCS), vol. 1142. Springer-Verlag, Sept. 1996, pp. 126-135.
15. S. Miller, M. Sima, and M. McGuire, "Alternatives in Designing Level-Restoring Buffers for Interconnection Networks in Field-Programmable Gate Arrays," in Proc. 10th Euromicro Conf. Digital System Design Architectures, Methods and Tools. Lübeck, Germany, Aug. 2007, pp. 138-146.
16. R. W. Bemer, "A Subroutine Method for Calculating Logarithms," Communications of the ACM, vol. 1, no. 5, pp. 5-8, May 1958.
17. -1 x," IEEE Transactions on Electronic Computers, vol. EC-14, no. 1, pp. 85-86, Feb. 1965.
18. R. W. Bemer, "A Machine Method for Square-Root Computation," Communications of the ACM, vol. 1, no. 1, pp. 6-7, Jan. 1958.
19. T. C. Chen, "Automatic Computation of Exponentials, Logarithms, Ratios, and Square Roots," IBM Journal of Research and Development, vol. 16, no. 4, pp. 380-388, July 1972.
20. J. E. Volder, "The CORDIC trigonometric computing technique," IRE Trans. Electronic Computers, vol. EC-8, no. 3, pp. 330-334, Sept. 1959.
21. J. Walther, "A unified algorithm for elementary functions," in Proc. the Spring Joint Computer Conf. the Am. Federation of Information Processing Societies, vol. 38. AFIPS Press, 1971, pp. 379-385.
22. A. DeHon, "Reconfigurable Architectures for General-Purpose Computing," Massachusetts Institute of Technology, Technical Note A.I. 1586, Cambridge, Massachusetts, Oct. 1996.
23. W.-H. Chu and D. R. Saathoff, "A Semi-Iterative Process for Evaluating Arctangents," Comm. ACM, vol. 6, no. 9, pp. 516-517, Sept. 1963.
24. S.-J. Yih, M. Cheng, and W.-S. Feng, "Multilevel barrel shifter for CORDIC design," Electronics Letters, vol. 32, no. 13, pp. 1178-1179, June 1996.
25. N. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 3rd ed., Addison Wesley, 2004.
26. J. M. Rabaey, A. Chandrakasan, and B. Nikolić, Digital Integrated Circuits: A Design Perspective, 2nd ed., Prentice-Hall, 2003.