Contention-aware application mapping for network-on-chip communication architectures

26th IEEE International Conference on Computer Design 2008, ICCD

Volumn , Issue , 2008, Pages 164-169

  Chou, Chen Ling ^a   Marculescu, Radu ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATIONS; DYNAMIC PROGRAMMING; ELECTRIC NETWORK TOPOLOGY; INTEGER PROGRAMMING; LINEARIZATION; OPTIMIZATION; PARTICLE SIZE ANALYSIS; TELECOMMUNICATION NETWORKS;

APPLICATION MAPPINGS; COMMUNICATION ENERGIES; CONTENTION-AWARE; ILP FORMULATIONS; INTEGER LINEAR PROGRAMMING; MAPPING TECHNIQUES; NEAR-OPTIMAL SOLUTIONS; NETWORK CONTENTIONS; NETWORK ON CHIPS; NETWORK-ON-CHIP ARCHITECTURES; PACKET LATENCIES; RUN-TIME; SCALABILITY PROBLEMS;

COMPUTER SYSTEMS PROGRAMMING;

EID: 62349096250     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2008.4751856     Document Type: Conference Paper

References (21)

1. J.-M. Chang, M. Pedram, "Codex-dp: co-design of communicating systems using dynamic programming," in IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 732-744, July 2000.
2. A. Bender, "MILP based task mapping for heterogeneous multiprocessor systems," Proc. EURO-DAC '96, European, pp. 190-197, 1996.
3. S. Murali, G. De Micheli, "Bandwidth-constrained mapping of cores onto NoC architectures," Proc. DATE, pp. 896-901, Feb. 2004.
4. G. Ascia, V. Catania, M. Palesi, "Multi-objective mapping for meshbased NoC architectures," Proc. CODES+ISSS, pp. 182-187, Sept. 2004.
5. J. Hu, R. Marculescu, "Energy- and performance-aware mapping for regular NoC architectures," in IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 551-562, April 2005.
6. C.-E. Rhee, H.-Y. Jeong, S. Ha, "Many-to-many core-switch mapping in 2-D mesh NoC architectures," Proc. ICCD, pp. 438-443, 2004.
7. K. Srinivasan, K. S. Chatha, "A technique for low energy mapping and routing in network-on-chip architectures," Proc. International Symposium on Low Power Electronics and Design (ISLPED), pp. 387-392, 2005.
8. K. Srinivasan, K. S. Chatha, G. Konjevod, "Linear programming based techniques for synthesis of network-on-chip architectures," Proc. ICCD, pp. 422-429, 2004.
9. T. Lei, S. Kumar, "A two-step genetic algorithm for mapping task graphs to a network on chip architecture," Proc. Euromicro Symposium on Digital Systems Design (DSD), pp. 180-187, Sept. 2003.
10. O. Ozturk, M. Kandemir, S. W. Son, "An ilp based approach to reducing energy consumption in nocbased CMPS," Proc. International Symposium on Low Power Electronics and Design ( ISLPED), pp. 27-29, 2007.
11. M. Grotschel, L. Lovasz, A. Schrijver. Geometric Algorithms and Combinatorial Optimization. ISBN-10: 0387567402. Springer, Sep. 1993.
12. http://lpsolve.sourceforge.net/5.5/
13. Task graph for free (TGFF v3.1) D. Rhodes and R. Dick, and K. Vallerio. http://ziyang.eecs.northwestern.edu/~dickrp/tgff/
14. B. Sethuraman, R. Vemuri, "optiMap: a tool for automated generation of NoC architectures using multi-port routers for FPGAs," Proc. DATE, pp. 947-952, 2006.
15. A. Hansson, K. Goossens, A. Radulescu, "A unified approach to constrained mapping and routing on network-on-chip architectures," Proc. CODES+ISSS, pp. 75-80, 2005.
16. H. G. Lee, et al, "On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches," ACM Trans. on Design Automation of Electronic Systems (TODAES), 12(3), Aug. 2007.
17. T. T. Ye, L. Benini, G. De Micheli, "Analysis of power consumption on switch fabrics in network routers," Proc. DAC, pp. 524-529, June 2002.
18. O. Sinnen and L. A. Sousa, "Comparison of contention-aware list scheduling heuristics for cluster computing," Proc. Workshop Scheduling and Resource Management for Cluster Computing, pp. 382-387, 2001.
19. O. Sinnen, L. A. Sousa, "Communication contention in task scheduling," in IEEE Trans. on Parallel and Distributed Systems, pp. 503-515, June 2005.
20. J.W. van den Brand, C. Ciordas, K. Goossens, T. Basten, "Congestioncontrolled best-effort communication for Networks-on-Chip," Proc. DATE, pp. 1-6, April 2007.
21. U. Y. Ogras, R. Marculescu. "Analysis and optimization of predictionbased flow control in Networks-on-Chip," ACM Trans. on Design Automation of Electronic Systems (TODAES), vol. 13, no.1, Jan. 2008.