|
Volumn 40, Issue , 1997, Pages 208-209
|
16 b ΣΔ pipeline ADC with 2.5 Mhz output data-rate
a a a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
CAPACITORS;
CMOS INTEGRATED CIRCUITS;
FEEDBACK;
MODULATORS;
SIGNAL FILTERING AND PREDICTION;
SIGNAL TO NOISE RATIO;
SPURIOUS SIGNAL NOISE;
TIMING CIRCUITS;
MULTIPLE FEEDBACK STRUCTURE;
PIPELINE ANALOG TO DIGITAL CONVERTERS (ADC);
QUANTIZATION ERRORS;
ANALOG TO DIGITAL CONVERSION;
|
EID: 0031070177
PISSN: 01936530
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (26)
|
References (3)
|