Design and implementation of active decoupling capacitor circuits for power supply regulation in digital ICs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 17, Issue 2, 2009, Pages 292-301

  Gu, Jie ^a   Harjani, Ramesh ^a   Kim, Chris H ^a  

^a University of Minnesota   (United States)

Author keywords

Circuit modeling; Integrated circuit (IC) design; Power supply noise

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CAPACITANCE; CAPACITORS; CMOS INTEGRATED CIRCUITS; DESIGN; DIELECTRIC DEVICES; DIGITAL CIRCUITS; DIGITAL INTEGRATED CIRCUITS; ELECTRIC POWER DISTRIBUTION; ELECTRIC POWER TRANSMISSION NETWORKS; ELECTRIC POWER UTILIZATION; LAWS AND LEGISLATION; NOISE GENERATORS; OPERATIONAL AMPLIFIERS;

AREA SAVINGS; CIRCUIT MODELING; CMOS TECHNOLOGIES; DECOUPLING CAPACITORS; DECOUPLING EFFECTS; DESIGN USE; INTEGRATED CIRCUIT (IC) DESIGN; ON CHIPS; POWER SUPPLIES; POWER SUPPLY NOISE; SUPPLY NOISE; TEST CHIPS;

INTEGRATED CIRCUITS;

EID: 58849113571     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2008.2004543     Document Type: Article

References (20)

1. A. V. Mezhiba and E. G. Friedman, "Scaling trends of on-chip power distribution noise," IEEE Tran. On Very Large Scale Integration (VLSI) Systems, vol. 12, no. 4, pp. 386-394, Apr. 2004.
2. M. Saint-Laurent and M. S waminathan, "Impact of power-supply noise on timing in high-frequency microprocessors," IEEE Trans. on Advanced Packaging, vol. 27, no. 1, pp. 135-144, Feb. 2004.
3. K. Shimazaki et al., "An integrated timing and dynamic supply noise verification for nano-meter CMOS SoC designs," in IEEE Custom Integrated Circuits Conference, Sep. 2005, pp. 31-34.
4. M. Breitwisch et al., "Noise margin and leakage in ultra-low leakage SRAM cell design," IEEE Trans, on Electron Device, vol. 49, no. 8, pp. 1499-1501, Aug. 2002.
5. K. Mistry et al., "Circuit design guidelines for N-channel MOSFET hot carrier robustness," IEEE Trans. on Electron Devices, vol. 40, no. 7, pp. 1284-1295, Jul. 1993.
6. M. A. Alam, B. E. Weir, and P. J. Silverman., "A study of soft and hard breakdown (part II): Principles of area, thickness, and voltage scaling," IEEE Trans. on Electron Devices, vol. 49, no. 2, pp. 239-246, 2002.
7. M. Badaroglu et al., "Methodology and experimental verification for substrate noise reduction in CMOS mixed-signal ICs with, synchronous digital circuits," IEEE J. Solid-State Circuits, vol. 37, pp. 1383-1395, Nov. 2002.
8. H. H. Chen and J. S. Neely, "Interconnect and circuit modeling techniques for full-chip power supply noise analysis," IEEE Trans. on Components, Packaging, and Manufacturing Technology-Part B, vol. 21, no. 3, pp. 209-215, Aug. 1998.
9. H. H. Chen et al., "On-Chip decoupling capacitor optimization for noise and leakage reduction," in Proceedings of the 16th Symp. On Integ rated Circuits and Systems Design, Sep. 2003, pp. 251-255.
10. M. K. Gowan, L. L. Biro, and D. B. Jackson, "Power considerations in the design of the alpha 2.1264 microprocessor," in Proceedings of Design Automation Conference, Jun. 1998, pp. 726-731.
11. S. Mukhopadhyay et al., "Gate leakage reduction for scaled devices using transistor stacking," IEEE Trans, on Very Large Scale Integration (VLSI) Systems, vol. 11, no. 4, pp. 716-730, Aug. 2003.
12. T. M. Mak, "Is CMOS more reliable with scaling?," in CRC-IEEE BAST workshop, Stanford, 2003.
13. M. Ang, R. Salem, and A. Taylor, "An on-chip voltage regulator using switched decoupling capacitors," in ISSCC Dig. Tech. Papers, Feb. 2000, pp. 438-439.
14. T. Tsukada et al., "An on-chip active decoupling circuit to suppress crosstalk in deep-submicron CMOS mixed-signal SoCs," IEEE J. of Solid-State Circuits, vol. 40, no. 1, pp. 67-79, Apr. 2005.
15. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001.
16. A. Muhtaroglu, G. Taylor, and T. Rahal-Arabi, "On-die droop detector for analog sensing of power supply noise," IEEE J. of Solid-State Circuits, vol. 39, no. 4, pp. 651-660, Apr. 2004.
17. E. Hailu et al., "A circuit for reducing large transient current effects on processor power grids," in ISSCC Dig. Tech. Papers, Feb. 2006, pp. 2238-2245.
18. J. Xu et al., "On-Die supply-resonance suppression using band-limited active damping," in ISSCC Dig. Tech. Papers, Feb. 2007, pp. 2238-2245.
19. T. Okumoto, M. Nagata, and K. Taki, "A built-in technique for probing power-supply noise distribution within large-scale digital integrated circuits," IEEE J. of Solid-State Circuits, vol. 40, no. 4, pp. 813-819, Apr. 2005.
20. K. Shimazaki et al., "Dynamic power-supply and well noise measurement and analysis for high frequency body-biased circuits," in Symp. On VLSI Circuits Dig. Tech. Papers, Jun. 2004, pp. 94-97.