-
1
-
-
0036116894
-
An on-chip 100 GHz-sampling rate 8-channel sampling oscilloscope with embedded sampling clock generator
-
Papers, Feb.
-
M. Takamiya, M. Mizuno, and K. Nakamura, "An on-chip 100 GHz-sampling rate 8-channel sampling oscilloscope with embedded sampling clock generator," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2002, pp. 182-183.
-
(2002)
IEEE Int. Solid-state Circuits Conf. Dig. Tech.
, pp. 182-183
-
-
Takamiya, M.1
Mizuno, M.2
Nakamura, K.3
-
2
-
-
0141649444
-
On-die droop detector for analog sensing of power supply noise
-
Jun.
-
A. Muhtaroglu, G. Taylor, T. Rahal-Arabi, and K. Callahan, "On-die droop detector for analog sensing of power supply noise," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2003, pp. 193-196.
-
(2003)
Symp. VLSI Circuits Dig. Tech. Papers
, pp. 193-196
-
-
Muhtaroglu, A.1
Taylor, G.2
Rahal-Arabi, T.3
Callahan, K.4
-
3
-
-
84893798491
-
Modeling impact of digital substrate noise on embedded regenerative comparators
-
Sep.
-
Y. Zinzius, G. Gielen, and W. Sansen, "Modeling impact of digital substrate noise on embedded regenerative comparators," in Proc. ESSCIRC, vol. C12.6, Sep. 2003, pp. 253-256.
-
(2003)
Proc. ESSCIRC
, vol.C12.6
, pp. 253-256
-
-
Zinzius, Y.1
Gielen, G.2
Sansen, W.3
-
4
-
-
84893752972
-
Digital circuit capacitance and switching analysis for ground bounce in IC's with a high-ohmic substrate
-
Sep.
-
M. Badaroglu et al., "Digital circuit capacitance and switching analysis for ground bounce in IC's with a high-ohmic substrate," in Proc. ESSCIRC, vol. C13.1, Sep. 2003, pp. 257-260.
-
(2003)
Proc. ESSCIRC
, vol.C13.1
, pp. 257-260
-
-
Badaroglu, M.1
-
5
-
-
0032026503
-
Computer-aided design considerations for mixed-signal coupling in RF integrated circuits
-
Mar.
-
N. K. Verghese and D. I. Allstot, "Computer-aided design considerations for mixed-signal coupling in RF integrated circuits," IEEE J. Solid-State Circuits, vol. 33, no. 3, pp. 314-323, Mar. 1998.
-
(1998)
IEEE J. Solid-state Circuits
, vol.33
, Issue.3
, pp. 314-323
-
-
Verghese, N.K.1
Allstot, D.I.2
-
6
-
-
0036684625
-
Substrate noise generation in complex digital systems: Efficient modeling and simulation methodology and experimental verification
-
Aug.
-
M. van Heijningen, M. Badaroglu, S. Donnay, G. Gielen, and H. De Man, "Substrate noise generation in complex digital systems: Efficient modeling and simulation methodology and experimental verification," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1065-1072, Aug. 2002.
-
(2002)
IEEE J. Solid-state Circuits
, vol.37
, Issue.8
, pp. 1065-1072
-
-
Van Heijningen, M.1
Badaroglu, M.2
Donnay, S.3
Gielen, G.4
De Man, H.5
-
7
-
-
0035274508
-
Physical design guides for substrate noise reduction in CMOS digital circuits
-
Mar.
-
M. Nagata, J. Nagai, K. Hijikata, T. Morie, and A. Iwata, "Physical design guides for substrate noise reduction in CMOS digital circuits," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 539-549, Mar. 2001.
-
(2001)
IEEE J. Solid-state Circuits
, vol.36
, Issue.3
, pp. 539-549
-
-
Nagata, M.1
Nagai, J.2
Hijikata, K.3
Morie, T.4
Iwata, A.5
-
8
-
-
0036857246
-
Methodology and experimental verification for substrate noise reduction in CMOS mixed-signal IC's with synchronous digital circuits
-
Nov.
-
M. Badaroglu, M. van Heijningen, V. Gravot, J. Complet, S. Donnay, G. Gielen, and H. De Man, "Methodology and experimental verification for substrate noise reduction in CMOS mixed-signal IC's with synchronous digital circuits," IEEE J, Solid-State Circuits, vol. 37, no. 11, pp. 1383-1395, Nov. 2002.
-
(2002)
IEEE J, Solid-state Circuits
, vol.37
, Issue.11
, pp. 1383-1395
-
-
Badaroglu, M.1
Van Heijningen, M.2
Gravot, V.3
Complet, J.4
Donnay, S.5
Gielen, G.6
De Man, H.7
-
9
-
-
0141649440
-
Study of substrate noise and techniques for minimization
-
Jun.
-
M. S. Peng and H.-S. Lee, "Study of substrate noise and techniques for minimization," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2003, pp. 197-200.
-
(2003)
Symp. VLSI Circuits Dig. Tech. Papers
, pp. 197-200
-
-
Peng, M.S.1
Lee, H.-S.2
-
10
-
-
11944258202
-
Clock net optimization using active shielding
-
Sep.
-
H. Kaul, D. Sylvester, and D. Blaauw, "Clock net optimization using active shielding," in Proc. ESSCIRC, vol. C13.3, Sep. 2003, pp. 265-268.
-
(2003)
Proc. ESSCIRC
, vol.C13.3
, pp. 265-268
-
-
Kaul, H.1
Sylvester, D.2
Blaauw, D.3
-
11
-
-
2442702974
-
An on-chip active decoupling circuit to suppress crosstalk in deep-submicron CMOS mixed-signal SoCs
-
Feb.
-
T. Tsukada, Y. Hashimoto, K. Sakata, H. Okada, and K. Ishibashi, "An on-chip active decoupling circuit to suppress crosstalk in deep-submicron CMOS mixed-signal SoCs," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2004, pp. 160-161.
-
(2004)
IEEE Int. Solid-state Circuits Conf. Dig. Tech. Papers
, pp. 160-161
-
-
Tsukada, T.1
Hashimoto, Y.2
Sakata, K.3
Okada, H.4
Ishibashi, K.5
-
12
-
-
0033280878
-
On-chip active guard band filters to suppress substrate-coupling noise in analog and digital mixed-signal integrated circuits
-
Jun.
-
K. Makie-Fukuda and T. Tsukada, "On-chip active guard band filters to suppress substrate-coupling noise in analog and digital mixed-signal integrated circuits," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 1999, pp. 57-60.
-
(1999)
Symp. VLSI Circuits Dig. Tech. Papers
, pp. 57-60
-
-
Makie-Fukuda, K.1
Tsukada, T.2
-
13
-
-
0033683215
-
Active substrate noise suppression in mixed-signal circuits using on-chip driven guard rings
-
May
-
W. Winkler and F. Herzel, "Active substrate noise suppression in mixed-signal circuits using on-chip driven guard rings," in Proc. IEEE Custom Integrated Circuits Conf., May 2000, pp. 357-360.
-
(2000)
Proc. IEEE Custom Integrated Circuits Conf.
, pp. 357-360
-
-
Winkler, W.1
Herzel, F.2
-
14
-
-
11944275736
-
On-chip active guard band filters to suppress substrate-coupling noise in mixed-signal integrated circuits
-
Oct.
-
K. Makie-Fukuda and T. Tsukada, "On-chip active guard band filters to suppress substrate-coupling noise in mixed-signal integrated circuits," in IEICE Trans. Electron., vol. E83-C, Oct. 2000, pp. 1663-1668.
-
(2000)
IEICE Trans. Electron.
, vol.E83-C
, pp. 1663-1668
-
-
Makie-Fukuda, K.1
Tsukada, T.2
-
15
-
-
0036475649
-
Fully on-chip active guard band circuit for digital noise cancellation
-
Feb.
-
S. Takagi, R. A. Nicodimus, K. Wada, and N. Fujii, "Fully on-chip active guard band circuit for digital noise cancellation," IEICE Trans. Fundamentals, vol. E85-A, pp. 373-380, Feb. 2002.
-
(2002)
IEICE Trans. Fundamentals
, vol.E85-A
, pp. 373-380
-
-
Takagi, S.1
Nicodimus, R.A.2
Wada, K.3
Fujii, N.4
-
16
-
-
11944262168
-
Experimental study on fully integrated active guard band filters for suppressing substrate noise in submicron CMOS process for system-on-a-chip
-
Jan.
-
K. Makie-Fukuda and T. Tsukada, "Experimental study on fully integrated active guard band filters for suppressing substrate noise in submicron CMOS process for system-on-a-chip," in IEICE Trans. Electron., vol. E86-C, Jan. 2003, pp. 89-96.
-
(2003)
IEICE Trans. Electron.
, vol.E86-C
, pp. 89-96
-
-
Makie-Fukuda, K.1
Tsukada, T.2
|