A comparative study on excess-loop-delay compensation techniques for continuous-time sigma-delta modulators

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 55, Issue 11, 2008, Pages 3480-3487

  Keller, Matthias ^a   Buhmann, Alexander ^a   Sauerbrey, Jens ^b   Ortmanns, Maurits ^a   Manoli, Yiannos ^a  

^a UNIVERSITY OF FREIBURG   (Germany)

^b INFINEON TECHNOLOGIES AG   (Germany)

Author keywords

Analog digital (A D) conversion; Cascaded; Continuous time (CT); Excess loop delay (ELD); Multi stage nose shaping (MASH); Sigma delta ( )

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CONTINUOUS TIME SYSTEMS; DELTA MODULATION; DELTA SIGMA MODULATION; OPERATIONAL AMPLIFIERS; RADIO RECEIVERS;

CASCADED; CONTINUOUSTIME; EXCESS LOOP DELAYS (ELD); MULTI STAGE; SIGMA DELTA;

MODULATORS;

EID: 58049211394     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.925362     Document Type: Article

References (20)

1. R. T. Baird and T. S. Fiez, "Linearity enhancement of multibit ΔΣ A/D and D/A converters using data weighted averaging," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 12, pp. 753-762, Dec. 1995.
2. U. Horbach, "Design of a 20 bit sigma-delta A/D-converter for audio applications," in Proc. IEEE Int. Symp. Circuits Syst., 1990, vol. 4, pp. 2789-2792.
3. O. Shoaei, "Continuous-time delta-sigma A/D converters for high speed applications," Ph.D. dissertation, Carleton Univ., Ottawa, ON, Canada, 1996.
4. W. Gao, O. Shoaei, and W. M. Snelgrove, "Excess loop delay effects in continuous-time delta-sigma modulators and the compensation solution," in Proc. IEEE Int. Symp. Circuits Syst., 1997, vol. 1, pp. 65-68.
5. B. Benabes, M. Keramat, and R. Kielbasa, "A methodology for designing continuous-time sigma-delta modulators," in Proc. Eur. Des. Test Conf., 1997, vol. 1, pp. 46-50.
6. J. A. Cherry and W. M. Snelgrove, "Excess loop delay in continuous-time delta-sigma modulators," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 4, pp. 376-389, Apr. 1999.
7. S. Yan and E. Sanchez-Sinencio, "A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth," in Proc. Dig. Tech. Papers IEEE Int. Solid-State Circuits Conf., 2003, vol. 1, pp. 62-63, 471-478.
8. P. Fontaine, A. N. Mohieldin, and A. Bellaouar, "A low-noise low-voltage CT ΔΣ modulator with digital compensation of excess loop delay," in Dig. Tech. Papers 2005 IEEE Int. Solid-State Circuits Conf., vol. 1, pp. 498-613.
9. G. Mitteregger et al., "A 14 b 20 mW 640 MHz CMOS CT ΔΣ ADC with 20 MHz signal bandwidth and 12 b ENOB," in Proc. Dig. Tech. Papers IEEE Int. Solid-State Circuits Conf., 2006, pp. 131-140.
10. S. Pavan, N. Krishnapura, R. Pandarinathan, and P. Sankar, "A 90 μW 15-bit ΔΣ ADC for digital audio," in Proc. 33rd Eur. Solid-State Circuits Conf., 2007, pp. 198-201.
11. R. Schreier and G. C. Temes, Understanding Delta-Sigma Data Converters. Piscataway, NJ: IEEE Press, 2005.
12. S. Loeda, H. M. Reekie, and B. Mulgrew, "On the design of high-performance wideband continuous-time sigma-delta converters using numerical optimization," IEEE Trans. Circuits Syst. I, Reg. Papers vol. 53, no. 4, pp. 802-810, Apr. 2006.
13. L. J. Breems, E. J. van der Zwan, and J. H. Huijsing, "A 1.8-mW CMOS ΔΣ modulator with integrated mixer for A/D conversion of IF signals," IEEE J. Solid-State Circuits, vol. 35, no. 4, pp. 468-475, Apr. 2000.
14. J. Sauerbrey and R. Thewes, "A 0.6 V 70 dB SNR 0.3 MHz BW multibit switched-opamp ΔΣ modulator," in Proc. 32nd Eur. Solid-State Circuits Conf., 2006, pp. 492-495.
15. M. Ortmanns, F. Gerfers, and Y. Manoli, "Compensation of fimte gain-bandwidth induced errors in continuous-time sigma-delta modulators," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 6, pp. 1088-1099, Jun. 2004.
16. M. Keller, A. Buhmann, M. Ortmanns, and Y. Manoli, "Systematic approach to the synthesis of continuous-time cascaded Sigma-Delta modulators," in Proc. IEEE Midwest Symp. Circuits Syst. Conf., 2007, pp. 1364-1367.
17. M. Keller, A. Buhmann, M. Ortmanns, and Y. Manoli, "On the implicit anti-aliasing feature of continuous-time cascaded Sigma-Delta modulators," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 12, pp. 2639-2645, Dec. 2007.
18. A. Marques, V. Peluso, M. S. Steyaert, and W. M. Sansen, "Optimal parameters for ΔΣ modulator topologies," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 9, pp. 1232-1241, Sep. 1998.
19. M. Ortmanns, F. Gerfers, and Y. Manoli, "A case study on a 2-1-1 cascaded continuous-time sigma-delta modulator," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 8, pp. 1515-1525, Aug. 2005.
20. M. Vadipour et al., "A 2.1 mW/3.2 MW delay-compensated GSM/WCDMA sigma-delta analog-digital converter," in Proc. IEEE Symp. VLSI Circuits, 2008, pp. 180-181.