A 1.8-mW CMOS ∑Δ Modulator with Integrated Mixer for A/D Conversion of IF Signals

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 4, 2000, Pages 468-475

  Breems, Lucien J ^a,b   Van Der Zwan, Eric J ^b,c,d,e   Huijsing, Johan H ^a,b  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b PHILIPS RESEARCH LABORATORIES   (Netherlands)

^c UNIVERSITY OF TWENTE   (Netherlands)

^d TNO   (Netherlands)

^e Mixed Sign Circt Syst Circt G   (Netherlands)

Author keywords

Analog digital conversion; CMOS analog integrated circuits; Continuous time modulation; Harmonic distortion; IF mixer; Radio receivers; Sigma delta modulation

Indexed keywords

EID: 0001699151     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.839907     Document Type: Article

References (16)

1. P. Vorenkamp and R. Roovers, "A 12-b, 60-Msample/s cascaded folding and interpolating ADC," IEEE J. Solid-State Circuits, vol. 32, pp. 1876-1886, Dec. 1997.
2. R. Schreier and W. M. Snelgrove, "Bandpass sigma-delta modulation," Electron. Lett., vol. 25, no. 23, pp. 1560-1561, Nov. 1989.
3. L. Longo and B.-R. Horng, "A 15 b 30 kHz bandpass sigma-delta modulator," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1993, pp. 226-227.
4. A. K. Ong and B. A. Wooley, "A two-path bandpass ∑Δ modulator for digital IF extraction at 20 MHz," IEEE J. Solid-State Circuits, vol. 32, pp. 1920-1934, Dec. 1997.
5. A. Hairapetian, "An 81 MHz IF receiver in CMOS," IEEE J. Solid-State Circuits, vol. 31, pp. 1981-1986, Dec. 1996.
6. S. R. Norsworthy, R. Schreier, and G. C. Temes, Eds., Delta-Sigma Data Converters: Theory, Design and Simulation. New York: IEEE, 1997.
7. J.-M. Stevenson and E. Sanchez-Sinencio, "An accurate quality factor tuning scheme for IF and high-Q continuous-time filters," IEEE J. Solid-State Circuits, vol. 33, pp. 1970-1978, Dec. 1998.
8. J. Silva-Martinez, M. Steyaert, and W. Sansen, "A 10.7-MHz 68-dB SNR CMOS continuous-time filter with on-chip automatic tuning," IEEE J. Solid-State Circuits, vol. 27, pp. 1843-1853, Dec. 1992.
9. S. A. Jantzi, K. W. Martin, and A. S. Sedra, "Quadrature bandpass ∑Δ modulation for digital radio," IEEE J. Solid-State Circuits, vol. 32, pp. 1935-1950, Dec. 1997.
10. J. Crols and M. S. J. Steyaert, "A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology," IEEE J. Solid-State Circuits, vol. 30, pp. 1483-1492, Dec. 1995.
11. L. J. Breems, E. J. van der Zwan, E. C. Dijkmans, and J. H. Huijsing, "A 1.8 mW CMOS ∑Δ modulator with integrated mixer for A/D conversion of IF signals," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1999, pp. 52-53.
12. E. J. van der Zwan and E. C. Dijkmans, "A 0.2-mW CMOS ∑Δ modulator for speech coding with 80 dB dynamic range," IEEE J. Solid-State Circuits, vol. 31, pp. 1873-1880, Dec. 1996.
13. E. J. van der Zwan, "A 2.3 mW CMOS sigma-delta modulator for audio applications," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1997, pp. 220-221.
14. R. W. Adams, "Design and implementation of an audio 18-bit analog-to-digital converter using oversampling techniques," J. Audio Eng. Soc., vol. 34, no. 3, pp. 153-166, Mar. 1986.
15. Y. P. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1987.
16. L. J. Breems, E. J. van der Zwan, and J. H. Huijsing, "Design for optimum performance-to-power ratio of a continuous-time sigma-delta modulator," in Eur. Solid-State Circuits Conf. Dig. Tech. Papers, Sept. 1999, pp. 318-321.