Application specific configuration of a fault-tolerant NoC architecture

BEC 2008 - 2008 International Biennial Baltic Electronics Conference, Proceedings of the 11th Biennial Baltic Electronics Conference

Volumn , Issue , 2008, Pages 179-182

  Refan, Fatemeh ^a   Kabiri, Parisa ^a   Alemzadeh, Homa ^a   Prinetto, Paolo ^b   Navabi, Zainalabedin ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

^b POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

SPACE RESEARCH;

APPLICATION SPECIFICS; DATA PACKETS; DESIGN SPACE EXPLORATIONS; FAULT-TOLERANT; NOC ARCHITECTURES; PERFORMANCE ANALYSES; PERFORMANCE RESULTS; SELECTION ALGORITHMS; SYSTEMC; TRANSACTION LEVELS;

ELECTRIC NETWORK TOPOLOGY;

EID: 57849128534     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/BEC.2008.4657508     Document Type: Conference Paper

References (10)

1. T. Bjerregaard and S. Mahadevan. "A survey of research and practices of network-on-chip," ACM Computing Surveys, vol. 38, no.1, pp.1-51, 2006.
2. D. Park, C. A. Nicopoulos, J. Kim, N. Vijaykrishnan, and C. R. Das, "Exploring Fault-Tolerant Network-on-Chip Architectures," in Proceedings of Dependable Systems and Networks , 2006, pp. 93-102.
3. S.R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson,J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erraguntla, C. Roberts, Y. Hoskote, N. Borkar, S. Borkar, "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS," IEEE Journal of Solid-State Circuits, vol. 43, no. 1, pp. 29-41, 2008.
4. M. Ali, M. Welzl, S. Hessler, and S. Hellebrand, "An Efficient fault tolerant mechanism to deal with permanent and transient failures in a network on chip," International Journal of High Performance Systems Architecture, vol. 1, no. 2, pp. 113-123, 2007.
5. A. Shahabi, N. Honarmand, H. Sohofi and Z. Navabi, "Degradable mesh-based on-chip networks using programmable routing tables," IEICE Electron. Express, vol. 4, no. 10, pp.332-339, 2007.
6. P. Rantala, T. Lehtonen, J. Isoaho, J. Plosila: "Fault-tolerant Routing Approach for Reconfigurable Networks-on-Chip," in Proceedings of International Symposium on System-on-Chip, 2006, pp.1-4.
7. C. Grecu, A. Ivanov, R. Saleh, and P. P. Pande, "NoC interconnect yield improvement using crosspoint redundancy," in Proceedings of the 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2006, pp. 457-465.
8. T. Lehtonen, P. Liljeberg and J. Plosila, "On-line Reconfigurable Self-Timed Links for Fault Tolerant NoC," VLSI Design, vol. 2007, Article ID 94676, 13 pages, 2007.
9. F. Refan, H. Alemzadeh, S. Safari, P. Prinetto and Z. Navabi, "Reliability in Application Specific Mesh-Based NoC Architecture," to be published in proceedings of 14th IEEE International On-Line Testing Symposium, 2008.
10. OSCI SystemC TLM 2.0 Standard, http://www.systemc.org/projects/tlm/ document/TLM_2.0_Overview/en/l