Challenges in computer architecture evaluation

Computer

Volumn 36, Issue 8, 2003, Pages 30-36

  Skadron, Kevin ^a   Martonosi, Margaret ^b   August, David I ^b   Hill, Mark D ^c   Lilja, David J ^d   Pai, Vijay S ^e  

^a UNIVERSITY OF VIRGINIA   (United States)

^b PRINCETON UNIVERSITY   (United States)

^c UNIVERSITY OF WISCONSIN MADISON   (United States)

^d UNIVERSITY OF MINNESOTA DULUTH   (United States)

^e RICE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

C (PROGRAMMING LANGUAGE); COMPUTER SIMULATION; COMPUTER SOFTWARE; COMPUTER SOFTWARE SELECTION AND EVALUATION; DATABASE SYSTEMS; MATHEMATICAL MODELS;

AVERAGE INSTRUCTIONS PER SECOND; CACHE MISS RATE; QUANTITATIVE EVALUATION;

COMPUTER ARCHITECTURE;

EID: 0043065551     PISSN: 00189162     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/MC.2003.1220579     Document Type: Article

References (12)

1. J. Emer et al., "Asim: A Performance Model Framework," Computer, Feb. 2002, pp. 68-76.
2. M. Vachharajani et al., "Microarchitectural Exploration with Liberty," Proc. 35th Ann. IEEE/ACM Int'l Symp. Microarchitecture, IEEE CS Press, 2002, pp. 271-282.
3. R. Desikan, D.C. Burger, and S.W. Keckler, "Measuring Experimental Error in Microprocessor Simulation," Proc. 28th Ann. Int'l Symp. Computer Architecture, IEEE CS Press, 2000, p. 266-277.
4. M.R. Guthaus et al., "MiBench: A Free, Commercially Representative Embedded Benchmark Suite," Proc. 4th Ann. IEEE Int'l Workshop Workload Characterization, IEEE CS Press, 2001, pp. 3-14.
5. C. Lee et al., "MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems," Proc. 30th Ann. Int'l Symp. Microarchitecture, IEEE CS Press, 1997, pp. 330-335.
6. R.H. Saavedra and A.J. Smith, "Analysis of Benchmark Characteristics and Benchmark Performance Prediction," Trans. Computer Systems, Nov. 1996, pp. 344-384.
7. M. Seltzer et al., "The Case for Application-Specific Benchmarking," Proc. 7th Workshop Hot Topics in Operating Systems, IEEE CS Press, 1999, pp. 102-107.
8. A. Alameldeen et al., "Simulating a $2M Commercial Server on a $2K PC," Computer, Feb. 2003, pp. 50-57.
9. J.J. Yi, D.J. Lilja, and D.M. Hawkins, "A Statistically Rigorous Approach for Improving Simulation Methodology," Proc. 9th Int'l Symp. High-Performance Computer Architecture, IEEE CS Press 2003, pp. 281-291.
10. T. Sherwood et al., "Automatically Characterizing Large Scale Program Behavior," Proc. 10th Int'l Conf. Architectural Support for Programming Languages and Operating Systems, ACM Press, 2002, pp. 45-57.
11. J.W. Haskins Jr. and K. Skadron, "Memory Reference Reuse Latency: Accelerating Sampled Microarchitecture Simulation," Proc. 2003 IEEE Int'l Symp. Performance Analysis of Software and Systems, IEEE Press, 2003, pp. 195-203.
12. T. Conte, M.A. Hirsch, and K.N. Menezes, "Reducing State Loss for Effective Trace Sampling of Superscalar Processors," Proc. 1996 Int'l Conf. Computer Design, IEEE CS Press, 1996, pp. 468-477.