Chip multiprocessor based on data-driven multithreading model

International Journal of High Performance Systems Architecture

Volumn 1, Issue 1, 2007, Pages 34-43

  Stavrou, Kyriakos ^a   Kyriacou, Costas ^b   Evripidou, Paraskevas ^a   Trancoso, Pedro ^a  

^a UNIVERSITY OF CYPRUS   (Cyprus)

^b Frederick Institute of Technology Nicosia   (Cyprus)

Author keywords

chip multiprocessor; CMP; data driven multithreading; dataflow; DDM; parallelism; power consumption; speedup

Indexed keywords

EID: 57549090894     PISSN: 17516528     EISSN: 17516536     Source Type: Journal    
DOI: 10.1504/IJHPSA.2007.013289     Document Type: Article

References (56)

1. Ang, B., Arvind and Chiou, D. (1994) ‘StarT the next generation: integrating global caches and dataflow architecture’, Proceedings of the International Conference on Computer Systems and Education, IISc.
2. Arul, J. and Kavi, K. (2002) ‘Scalability of scheduled dataflow architecture (SDF) with register contexts’, ICA3PP, pp.2–14.
3. Arvind, Asanovic, K., Chiou, D., Hoe, J.C., Kozyrakis, C., Lu, S-L., Oskin, M., Patterson, D., Rabaey, J. and Wawrzynek, J. (2005) ‘RAMP: research accelerator for multiple processors – a community vision for a shared experimental parallel HW/SW platform’, Technical Report UCB//CSD-05-1412, UCB, September.
4. Arvind and Gostelow, K.P. (1982) ‘The U-interpreter’, Computer, February, pp.42-49.
5. Arvind and Iannucci, R.A. (1983) ‘Two fundamental issues in multiprocessors: the data-flow solutions’, Technical Report LCS/TM-241, Laboratory for Computer Science, Massachusetts Institute of Technology, Cambridge, MA, September.
6. Arvind and Nikhil, R.S. (1989) ‘Executing a program on the MIT tagged-token dataflow architecture’, IEEE Transactions on Computers, pp.1–29.
7. Arvind and Thomas, R.E. (1980) ‘I-structures: an efficient data type for functinal languages’, Technical Report LCS/TM-178, Massachusetts Institute of Technology, Cambridge, MA.
8. Balakrishnan, S. and Sohi, G.S. (2006) ‘Program demultiplexing: data-flow execution of methods in sequential programs’, Proceedings of the 33rd Annual International Symposium on Computer Architecture (ISCA 33).
9. Brooks, D., Tiwari, V. and Martonosi, M. (2005) ‘Wattch: a framework for architectural-level power analysis and optimizations’, Proceedings of the 27th Annual International Symposium on Computer Architecture, June.
10. Burger, D. and Austin, T.M. (1997) ‘The simplescalar tool set version 2’, Technical Report TR-1342, University of Wisconsin-Madison, June.
11. Burger, D., Keckler, S.W., McKinley, K.S., Dahlin, M., John, L.K., Lin, C., Moore, C.R., Burrill, J., McDonald, R.G., Yoder, W. and the TRIPS Team (2004) ‘Scaling to the end of silicon with EDGE architectures’, IEEE Computer, Vol. 37, No. 7, pp.44–55.
12. Burns, J. and Gaudiot, J-L. (2001) ‘Area and system clock effects on SMT/CMP processors’, Proceedings of the 10th International Conference on Parallel Architectures and Compilation Techniques (PACT 10), September, pp.211–218.
13. Cornish, M., Hogan, D.W. and Jensen, J.C. (1979) ‘The Texas instruments distributed data processor’, Proceedings of the Louisiana Computer Exposition, March, pp.189–193.
14. CULLER, D.E., Goldstein, S.C., Schauser, K.E. and von Eicken, T. (1993a) ‘Tama compiler controlled threaded abstract machine’, Journal of Parallel Distribution Computer, Vol. 18, No. 3, pp.347–370.
15. Culler, D.E., Schauser, K.E. and von Eicken, T. (1993b) ‘Two fundamental limits on dataflow multiprocessing’, Proceedings of the IFIP WG10.3. Working Conference on Architectures Compilation Techniques for Fine and Medium Grain Parallelism (PACT 93), North-Holland, pp.153–164.
16. Dennis, J.B. (1973) First Version of a Dataflow Procedure Language.
17. Dennis, J.B. (1980) ‘Dataflow supercomputers’, Computers, November, pp.48-56.
18. Evripidou, P. (1997) ‘Thread synchronization unit (TSU): a building block for high performance computers’, Proceedings of the International Symposium on High Perfomance Computing, Fukuoka, Japan, November.
19. Evripidou, P. (2001) ‘D3-machine: a decoupled data-driven multithreaded architecture with variable resolution support’, Parallel Computing, Vol. 27, No. 9, pp.1197–1225.
20. Evripidou, P. and Gaudiot, J-L. (1990) ‘A decoupled graph/computation data-driven architecture with variable-resolution actors’, Proceedings of the 1990 International Conference on Parallel Processing (ICPP), August, pp.405–414.
21. Evripidou, P. and Kyriacou, C. (2000) ‘Data driven network of workstations (D2NOW)’, Journal of UCS, Vol. 6, No. 10, pp.1015–1033.
22. Papadopoulos, G. and Culler, D. (1990) ‘Monsoon: an explicid token store architecture’, Proceedings of the 17th Annual International Symposium on Computer Architecture, May, pp.82–91.
23. Papadopoulos, G. and Traub, K. (1991) ‘Multithreading: a revisionist view of dataflow architectures’, Proceedings of the 18th Annual International Symposium on Computer Architecture, May, pp.342–351.
24. Gurd, J.R., Kirkham, C.C. and Watson, I. (1985) ‘The manchester prototype dataflow computer’, Communications of the ACM, Vol. 28, No. 1, pp.34–52.
25. Hum, H.H.J., et al. (1995) ‘A design study of the earth multiprocessor’, PACT’95: Proceedings of the IFIP WG10.3 Working Conference on Parallel architectures and compilation techniques, Manchester, UK: IFIP Working Group on Algol, pp.59–68.
26. Iannucci, R.A., Gao, G., Halstead, J.R. and Smith, B. (1994) Multithreaded Computer Architecture a Summary of the State of the Art, Kluwer Academic Publishers.
27. IBM Microelectronics Division (1998) The PowerPC 405(tm) Core.
28. Intel Corp. (2005) ‘Intel xscale technology overview’, Available at: http://www.intel.com/design/intelxscale/.
29. Intel (2007) ‘Intel microprocessor quick reference guide’, Available at: www.intel.com/pressroom/kits/quickreffam.htm.
30. Kavi, K., Giorgi, R. and Arul, J. (2001) ‘Scheduled dataflow: execution paradigm, architecure, and performance evaluation’, IEEE Transactions on Computers, Vol. 50, No. 8, pp.834–846.
31. Kim, Y. and Sair, S. (2005) ‘Designing real-time H.264 decoders with dataflow architectures’, Proceedings of the Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (Codes+ISSS 05), NewYork, NY: ACM Press, pp.291–296.
32. Kyriacou, C. (2005) ‘Data driven multithreading using conventional control flow microprocessors’, PhD Dissertation, University of Cyprus.
33. Kyriacou, C. and Evripidou, P. (2002) ‘Communication assist for data driven multithreading’, Advances in Informatics, (LNCS2563), Springer-Verlang.
34. Kyriacou, C., Evripidou, P. and Trancoso, P. (2004) ‘CacheFlow: a short-term optimal cache management policy for data driven multithreading’, Proceedings of the 2004 EuroPar (EuroPar 04), August, pp.561–570.
35. Kyriacou, C., Evripidou, P. and Trancoso, P. (2005) ‘Data-driven multithreading using conventional microprocessors’, IEEE Transactions on Parallel and Distributed Systems, October.
36. Kyriacou, C., Evripidou, P. and Trancoso, P. (2005) ‘Data driven multithreading using conventional microprocessors’, Technical Report TR-05-4, University of Cyprus, March.
37. Marr, D.T., Binns, F., Hill, D.L., Hinton, G., Koufaty, D.A., Miller, J.A. and Upton, M. (2002) ‘Hyper-threading technology architecture and microarchitecture’, Intel Technology Journal, Vol. 6, No. 1, pp.4–15.
38. Olukotun, K., Nayfeh, B.A., Hammond, L., Wilson, K. and Chang, K. (1996) ‘The case for a single-chip multiprocessor’, ASPLOS-VII: Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, New York, NY: ACM Press, pp.2–11.
39. PCL (2003) The Performance Counter Library Version 2.2, January.
40. Plas, A., Comte, D., Gelly, O. and Syre, J.C. (1976) ‘LAU system architecture: a parallel data-driven processor based on single assignment’, Proceedings of the International Conference on Parallel Processing, pp.293–302.
41. Sankaralingam, K., Nagarajan, R., Liu, H., Kim, C., Huh, J., Burger, D., Keckler, S.W. and Moore, C.R. (2003b) ‘Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture’, SIGARCH Computer Architecture News, Vol. 31, No. 2, pp.422–433.
42. Sankaralingam, K., Nagarajan, R., Liu, H., Kim, C., Huh, J., Burger, D., Keckler, S.W. and Moore, C.R. (2003a) ‘Exploiting ilp, tlp, and dlp with the polymorphous trips architecture’, ISCA’03: Proceedings of the 30th Annual International Symposium on Computer Architecture, New York, NY: ACM Press, pp.422–433.
43. The BalusC Server (2005) ‘Cpu types’, Available at: http://balusc.xs4all.nl/ned/har-cpu.html.
44. Shivakumar, P. and Jouppi, N.P. (2001) ‘CACTI 3.0: an integrated cache timing, power and area model’, Technical Report, Compaq Computer Corporation Western Research Laboratory, August.
45. Sile, J., Robic, B. and Ungerer, T. (1998) ‘Asynchrony in parallel computing: from dataflow to multithreading’, Parallel and Distributed Computing Practices, Vol. 1, No. 1.
46. Stavrou, K., Evripidou, P. and Trancoso, P. (2005a) ‘DDM-CMP: data-driven multithreading on a chip multiprocessor’, Proceedings of the Fifth International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), July, Vol. 3553, Lecture Notes in Computer Science, pp.364–373.
47. Stavrou, K., Evripidou, P. and Trancoso, P. (2005b) ‘Fitting more data-driven multithreading cores into the chip’, Proceedings of the First International Summer School on Advanced Computer Architecture and Compilation for Embedded Systems (ACACES 2005), July, pp.83–86.
48. Stavrou, K., Evripidou, P. and Trancoso, P. (2006a) ‘DDM-CMP design and implementation’, Proceedings of the 11th Asia-Pacific Computer Systems Architecture Conference (ACSAC11), September.
49. Stavrou, K., Evripidou, P. and Trancoso, P. (2006b) ‘Programming and execution for the DDM-CMP system’, Proceedings of the Second International Summer School on Advanced Computer Architecture and Compilation for Embedded Systems (ACACES 2006), July.
50. Swanson, S., Michelson, K., Schwerin, A. and Oskin, M. (2003) ‘WaveScalar’, Proceedings of the 36th Annual International Symposium on Microarchitecture (MICRO-36), December.
51. Swanson, S., Putnam, A., Mercaldi, M., Michelson, K., Petersen, A., Schwerin, A., Oskin, M. and Eggers, S. (2006) ‘Area-performance trade-offs in tiled dataflow architectures’, Proceedings of the 33rd Annual International Symposium on Computer Architecture (ISCA 33).
52. Topelt, B., Schuhmann, D. and Volkel, F. (2001) ‘Embedded forum, day two: information appliances not dead yet’, Available at: www.findarticles.com/p/articles/mi_zdext/is_200106/ai_ziff3378/pg_2, June.
53. Trancoso, P., Evripidou, P., Stavrou, K. and Kyriacou, C. (2005) ‘A case for chip multiprocessors based on the data-drive multihreading model’, International Journal on Parallel Processing, December.
54. Tullsen, D., Eggers, S. and Levy, H. (1995) ‘Simultaneous multithreading: maximizing on-chip parallelism’, Proceedings of the 22nd Annual International Symposium on Computer Architecture, June, pp.392–403.
55. Weng, T-H. and Chapman, B. (2002) ‘Implementing openMP using dataflow execution model for data locality and efficient parallel execution’, IPDPS, Vol. 2, pp.1–7.
56. Woo, S., Ohara, M., Torrie, E., Singh, J. and Gupta, A. (1995) ‘The SPLASH-2 programs: characterization and methodological considerations’, Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA 22), pp.24–36.