-
1
-
-
41549095437
-
-
Online, Available
-
ISPD 2005 Placement Contest. [Online]. Available: http://www.sigda.org/ispd2005/contest.htm
-
ISPD 2005 Placement Contest
-
-
-
2
-
-
41549127556
-
-
Online, Available
-
ISPD 2006 Placement Contest. [Online]. Available: http://www.sigda.org/ispd2006/contest.html
-
ISPD 2006 Placement Contest
-
-
-
3
-
-
50249160679
-
-
Online, Available
-
ISPD 2007 Global Routing Contest. [Online]. Available: http://www.sigda.org/ispd2007/ispd07_contest.html
-
ISPD 2007 Global Routing Contest
-
-
-
4
-
-
84875856352
-
-
Online, Available
-
ISPD 2008 Global Routing Contest. [Online]. Available: http://www.ispd.cc/ispd2008-files/S7-3.pdf
-
ISPD 2008 Global Routing Contest
-
-
-
5
-
-
56749145304
-
-
Praesagus, Inc, Online, Available
-
Praesagus, Inc., [Online]. Available: http://www.praesagus.com/
-
-
-
-
6
-
-
29144468974
-
Multilevel generalized force-directed method for circuit placement
-
San Francisco, CA, Apr
-
T. Chan, J. Cong, and K. Sze, "Multilevel generalized force-directed method for circuit placement," in Proc. ACM Int. Symp. Phys. Des., San Francisco, CA, Apr. 2005, pp. 185-192.
-
(2005)
Proc. ACM Int. Symp. Phys. Des
, pp. 185-192
-
-
Chan, T.1
Cong, J.2
Sze, K.3
-
7
-
-
33746016682
-
mPL6: Enhanced multilevel mixed-size placement
-
San Jose. CA, Apr
-
T. Chan, J. Cong, J. Shinnerl, K. Sze, and M. Xie, "mPL6: Enhanced multilevel mixed-size placement," in Proc. ACM Int. Symp. Phys. Des., San Jose. CA, Apr. 2006. pp. 212-214.
-
(2006)
Proc. ACM Int. Symp. Phys. Des
, pp. 212-214
-
-
Chan, T.1
Cong, J.2
Shinnerl, J.3
Sze, K.4
Xie, M.5
-
8
-
-
43349106266
-
Metal-density driven placement for cmp variation and routability
-
Portland, OR, Apr
-
T.-C. Chen, M. Cho, D. Z. Pan, and Y.-W. Chang, "Metal-density driven placement for cmp variation and routability," in Proc. ACM Int. Symp. Phys. Des., Portland, OR, Apr. 2008, pp. 31-38.
-
(2008)
Proc. ACM Int. Symp. Phys. Des
, pp. 31-38
-
-
Chen, T.-C.1
Cho, M.2
Pan, D.Z.3
Chang, Y.-W.4
-
9
-
-
46149088493
-
A high-quality mixed-size analytical placer considering preplaced blocks and density constraints
-
San Jose, CA, Nov
-
T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, and Y.-W. Chang, "A high-quality mixed-size analytical placer considering preplaced blocks and density constraints." in Proc. IEEE/ACM Int. Conf Comput.-Aided Des., San Jose, CA, Nov. 2006, pp. 187-192.
-
(2006)
Proc. IEEE/ACM Int. Conf Comput.-Aided Des
, pp. 187-192
-
-
Chen, T.-C.1
Jiang, Z.-W.2
Hsu, T.-C.3
Chang, Y.-W.4
-
10
-
-
34547230815
-
BoxRouter: A new global router based on box expansion and progressive ILP
-
San Francisco, CA, Jul
-
M. Cho and D. Z. Pan, "BoxRouter: A new global router based on box expansion and progressive ILP," in Proc. ACM/IEEE Des. Autom. Conf., San Francisco, CA, Jul. 2006, pp. 373-378.
-
(2006)
Proc. ACM/IEEE Des. Autom. Conf
, pp. 373-378
-
-
Cho, M.1
Pan, D.Z.2
-
11
-
-
46149109870
-
Wire density driven global routing for cmp variation and timing
-
San Jose, CA, Nov
-
M. Cho, H. Xiang, R. Puri, and D. Z. Pan, "Wire density driven global routing for cmp variation and timing," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., San Jose, CA, Nov. 2006, pp. 487-492.
-
(2006)
Proc. IEEE/ACM Int. Conf. Comput.-Aided Des
, pp. 487-492
-
-
Cho, M.1
Xiang, H.2
Puri, R.3
Pan, D.Z.4
-
12
-
-
29144520577
-
Fast and accurate rectilinear Steiner minimal tree algorithm for VLSI design
-
C. Chu and Y.-C. Wong, "Fast and accurate rectilinear Steiner minimal tree algorithm for VLSI design," in Proc. ACM Int. Symp. Phys. Des., 2005, pp. 28-35.
-
(2005)
Proc. ACM Int. Symp. Phys. Des
, pp. 28-35
-
-
Chu, C.1
Wong, Y.-C.2
-
13
-
-
16244366458
-
FLUTE: Fast lookup table based wirelength estimation technique
-
C. C. N. Chu, "FLUTE: Fast lookup table based wirelength estimation technique," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2004, pp. 696-701.
-
(2004)
Proc. IEEE/ACM Int. Conf. Comput.-Aided Des
, pp. 696-701
-
-
Chu, C.C.N.1
-
15
-
-
56749124307
-
Full-chip CMP simulation system
-
D. Fukuda, T. Shibuya, N. Idani, and T. Karasawa, "Full-chip CMP simulation system," in Proc. Int. Conf Planarization/CMP Technol., pp. 187-194.
-
Proc. Int. Conf Planarization/CMP Technol
, pp. 187-194
-
-
Fukuda, D.1
Shibuya, T.2
Idani, N.3
Karasawa, T.4
-
16
-
-
25144510001
-
Chip-scale modeling of pattern dependencies in copper chemical mechanical polishing processes,
-
Ph.D. dissertation, MIT, Cambridge, MA
-
T. E. Gbondo-Tugbawa, "Chip-scale modeling of pattern dependencies in copper chemical mechanical polishing processes," Ph.D. dissertation, MIT, Cambridge, MA, 2002.
-
(2002)
-
-
Gbondo-Tugbawa, T.E.1
-
17
-
-
0028424454
-
Efficient local search with search space smoothing: A case study of the Traveling Salesman Problem (TSP)
-
May
-
J. Gu and X. Huang, "Efficient local search with search space smoothing: A case study of the Traveling Salesman Problem (TSP)," IEEE Trans. Syst., Man, Cybern., vol. 24, no. 5, pp. 728-735, May 1994.
-
(1994)
IEEE Trans. Syst., Man, Cybern
, vol.24
, Issue.5
, pp. 728-735
-
-
Gu, J.1
Huang, X.2
-
18
-
-
25144432347
-
Design of IC interconnects with accurate modeling of CMP
-
Mar
-
L. He, A. B. Kahng, K. Tam, and J. Xiong, "Design of IC interconnects with accurate modeling of CMP," in Proc. Int. Soc. Opt. Eng. (SPIE) Symp. Microlithopraghy. Mar. 2005, pp. 109-119.
-
(2005)
Proc. Int. Soc. Opt. Eng. (SPIE) Symp. Microlithopraghy
, pp. 109-119
-
-
He, L.1
Kahng, A.B.2
Tam, K.3
Xiong, J.4
-
19
-
-
16244391451
-
An analytic placer for mixed-size placement and timing-driven placement
-
San Jose. CA, Nov
-
A. B. Kahng and Q. Wang, "An analytic placer for mixed-size placement and timing-driven placement," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., San Jose. CA, Nov. 2004, pp. 565-572.
-
(2004)
Proc. IEEE/ACM Int. Conf. Comput.-Aided Des
, pp. 565-572
-
-
Kahng, A.B.1
Wang, Q.2
-
20
-
-
18744393753
-
Implementation and extensibility of an analytic placer
-
May
-
A. B. Kahng and Q. Wang, "Implementation and extensibility of an analytic placer," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 5, pp. 734-747, May 2005.
-
(2005)
IEEE Trans. Comput.-Aided Design Integr. Circuits Syst
, vol.24
, Issue.5
, pp. 734-747
-
-
Kahng, A.B.1
Wang, Q.2
-
21
-
-
33745945864
-
A faster implementation of Aplace
-
San Jose, CA, Apr
-
A. B. Kahng and Q. Wang, "A faster implementation of Aplace," in Proc. ACM Int. Symp. Phys. Des., San Jose, CA, Apr. 2006, pp. 218-220.
-
(2006)
Proc. ACM Int. Symp. Phys. Des
, pp. 218-220
-
-
Kahng, A.B.1
Wang, Q.2
-
22
-
-
0026131224
-
Gordian: VLSI placement by quadratic programming and slicing optimization
-
Mar
-
M. Kleinhans, G. Sigl, F. M. Johannes, and K. J. Antreich, "Gordian: VLSI placement by quadratic programming and slicing optimization," IEEE Trans. Comput.-Aided Design, vol. 10, no. 3, pp. 356-365, Mar. 1991.
-
(1991)
IEEE Trans. Comput.-Aided Design
, vol.10
, Issue.3
, pp. 356-365
-
-
Kleinhans, M.1
Sigl, G.2
Johannes, F.M.3
Antreich, K.J.4
-
23
-
-
0344033899
-
Electrical characterization of the copper CMP process and derivation of metal layout rules
-
Nov
-
S. Lakshminarayanan, P. J. Wright, and J. Pallinti, "Electrical characterization of the copper CMP process and derivation of metal layout rules." IEEE Trans. Semicond. Manuf., vol. 16. no. 11, pp. 668-676, Nov. 2003.
-
(2003)
IEEE Trans. Semicond. Manuf
, vol.16
, Issue.11
, pp. 668-676
-
-
Lakshminarayanan, S.1
Wright, P.J.2
Pallinti, J.3
-
24
-
-
16244404617
-
Routability- driven placement and white space allocation
-
San Jose, CA. Nov
-
C. Li, M. Xie, C.-K. Koh, J. Cong, and P. H. Madden, "Routability- driven placement and white space allocation," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., San Jose, CA. Nov. 2004, pp. 394-401.
-
(2004)
Proc. IEEE/ACM Int. Conf. Comput.-Aided Des
, pp. 394-401
-
-
Li, C.1
Xie, M.2
Koh, C.-K.3
Cong, J.4
Madden, P.H.5
-
25
-
-
0036179948
-
Estimating routing congestion using probabilistic analysis
-
Jan
-
J. Lou, S. Thakur, S. Krishnamoorthy, and H. S. Sheng, "Estimating routing congestion using probabilistic analysis," IEEE Trans. Comput.-Aided Design, vol. 21, no. 1, pp. 32-41, Jan. 2002.
-
(2002)
IEEE Trans. Comput.-Aided Design
, vol.21
, Issue.1
, pp. 32-41
-
-
Lou, J.1
Thakur, S.2
Krishnamoorthy, S.3
Sheng, H.S.4
-
26
-
-
18744376720
-
Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer,
-
U.S. Patent 6 301 693, Oct. 9
-
W. C. Naylor, R. Donelly, and L. Sha, "Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer," U.S. Patent 6 301 693, Oct. 9, 2001.
-
(2001)
-
-
Naylor, W.C.1
Donelly, R.2
Sha, L.3
-
27
-
-
33750900388
-
Measurement and characterization of pattern dependent process variations of interconnect resistance, capacitance and inductance in nanometer technologies
-
New York
-
X. Qi, A. Gyure, Y. Luo, S. C. Lo. M. Shahram, and K. Singhal, "Measurement and characterization of pattern dependent process variations of interconnect resistance, capacitance and inductance in nanometer technologies," in Proc. ACM Great Lakes Symp. VLSI. New York, 2006, pp. 14-18.
-
(2006)
Proc. ACM Great Lakes Symp. VLSI
, pp. 14-18
-
-
Qi, X.1
Gyure, A.2
Luo, Y.3
Shahram, S.C.L.M.4
Singhal, K.5
-
28
-
-
33745941915
-
Seeing the forest and the trees: Steiner wirelength optimization in placement
-
San Jose, CA, Apr
-
J. A. Roy, J. F. Lu, and I. L. Markov, "Seeing the forest and the trees: Steiner wirelength optimization in placement," in Proc. ACM Int. Symp. Phys. Des., San Jose, CA, Apr. 2006, pp. 78-85.
-
(2006)
Proc. ACM Int. Symp. Phys. Des
, pp. 78-85
-
-
Roy, J.A.1
Lu, J.F.2
Markov, I.L.3
-
29
-
-
33745936356
-
Satisfying whitespace requirements in top-down placement
-
San Jose, CA, Apr
-
J. Roy, D. Papa, A. Ng, and I. Markov, "Satisfying whitespace requirements in top-down placement," in Proc. ACM Int. Symp. Phys. Des., San Jose, CA, Apr. 2006, pp. 206-208.
-
(2006)
Proc. ACM Int. Symp. Phys. Des
, pp. 206-208
-
-
Roy, J.1
Papa, D.2
Ng, A.3
Markov, I.4
-
30
-
-
0035397806
-
Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability
-
Jul
-
R. Tian, D. F. Wong, and R. Boone, "Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability," IEEE J. Technol Computer Aided Design, vol. 20, no. 7, pp. 902-910, Jul. 2001.
-
(2001)
IEEE J. Technol Computer Aided Design
, vol.20
, Issue.7
, pp. 902-910
-
-
Tian, R.1
Wong, D.F.2
Boone, R.3
-
31
-
-
2942632936
-
Probabilistic congestion prediction
-
Phoenix, AZ
-
J. Westra, C. Bartels, and P. Groeneveld, "Probabilistic congestion prediction," in Proc. ACM Int. Symp. Phys. Des., Phoenix, AZ, 2004, pp. 204-209.
-
(2004)
Proc. ACM Int. Symp. Phys. Des
, pp. 204-209
-
-
Westra, J.1
Bartels, C.2
Groeneveld, P.3
-
32
-
-
0036375950
-
Routability-driven white space allocation for fixed-die standard-cell placement
-
Del Mar, CA, Apr
-
X. Yang, B.-K. Choi, and M. Sarrafzadeh, "Routability-driven white space allocation for fixed-die standard-cell placement," in Proc. ACM Int. Symp. Phys. Des., Del Mar, CA, Apr. 2002, pp. 42-47.
-
(2002)
Proc. ACM Int. Symp. Phys. Des
, pp. 42-47
-
-
Yang, X.1
Choi, B.-K.2
Sarrafzadeh, M.3
-
33
-
-
84942095251
-
Impact of interconnect pattern density information on a 90 nm technology ASIC design flow
-
Nov
-
P. Zarkesh-Ha, S. Lakshminarayanan, K. Doniger, W. Loh, and P. Wright, "Impact of interconnect pattern density information on a 90 nm technology ASIC design flow," in Proc. IEEE/ACM Int. Symp. Quality Election. Des., Nov. 2003, pp. 405-409.
-
(2003)
Proc. IEEE/ACM Int. Symp. Quality Election. Des
, pp. 405-409
-
-
Zarkesh-Ha, P.1
Lakshminarayanan, S.2
Doniger, K.3
Loh, W.4
Wright, P.5
|