Efficient approaches for designing reversible Binary Coded Decimal adders

Microelectronics Journal

Volumn 39, Issue 12, 2008, Pages 1693-1703

  Biswas, Ashis Kumer ^a   Hasan, Md Mahmudul ^a   Chowdhury, Ahsan Raja ^a   Hasan Babu, Hafiz Md ^a  

^a UNIVERSITY OF DHAKA   (Bangladesh)

Author keywords

Binary Coded Decimal adder; Carry Skip BCD adder; Garbage output; Gate complexity; Quantum cost; Reversible logic

Indexed keywords

CARRY LOGIC; CONTROL THEORY; KETONES; LOGIC GATES; OPTICAL DATA PROCESSING;

BINARY CODED DECIMAL ADDER; CARRY SKIP BCD ADDER; GARBAGE OUTPUT; GATE COMPLEXITY; QUANTUM COST; REVERSIBLE LOGIC;

ADDERS;

EID: 56049093684     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mejo.2008.04.003     Document Type: Article

References (27)

1. Keyes R., and Landauer R. Minimal energy dissipation in logic. IBM J. Res. Dev. 14 (1970) 153-157
2. Landauer R. Irreversibility and heat generation in the computational process's. IBM J. Res. Dev. 5 (1961) 183-191
3. Bennett C.H. Logical reversibility of computation. IBM J. Res. Dev. 17 (1973) 525-532
4. Shende V.V., Prasad A.K., Markov I.L., and Hayes J.P. Synthesis of reversible logic circuits. IEEE Trans. CAD 22 6 (2003) 723-729
5. Moore G.E. Cramming more components onto integrated circuits. J. Electron. 38 8 (1965)
6. M. Frank, Physical Limits of Computing, CIS 4930.1194X/6930.1078X, 2000.
7. M.A. Perkowski, Reversible Computation for Beginners, Lecture Series, 2000, Portland State University, 〈http://www.ee.pdx.edu/~mperkows〉.
8. Hayes J.P. Computer Architecture and Organization. third ed. (1998), McGraw-Hill
9. Babu H.M.H., and Chowdhury A.R. Design of a compact reversible Binary Coded Decimal adder circuit. Elsevier J. Syst. Archit. 52 5 (2006) 272-282
10. H. Thapliyal, S. Kotiyal, M.B. Srinivas, Novel BCD adders and their reversible logic implementation for IEEE 754r format, VLSI Design India 2006, pp. 387-392.
11. Babu H.M.H., Islam M.R., Chowdhury A.R., and Chowdhury S.M.A. Reversible logic synthesis for minimization of full-adder circuit. IEEE Conf. Digital Syst. Des. (2003) 50-54
12. H.M.H. Babu, M.R. Islam, A.R. Chowdhury, S.M.A. Chowdhury, Synthesis of full-adder circuit using reversible logic, in: 17th International Conference on VLSI Design, 2004, pp. 757-760.
13. Feynman R. Quantum mechanical computers. Opt. News (1985) 11-20
14. T. Toffoli, Reversible Computing, Tech memo MIT/LCS/TM-151, MIT Lab for Computer Science, 1980.
15. Fredkin E., and Toffoli E. Conservative logic. Int. J. Theor. Phys. 21 (1983) 219-253
16. Peres A. Reversible logic and quantum computers. Phys. Rev. (1985) 3266-3276
17. M.H.A. Khan, M.A. Perkowski, Logic synthesis with cascades of new reversible gate families, in: 6th International Symposium on Representation and Methodology of Future Computing Technology (Reed-Muller), March 2003, pp. 43-55.
18. H. Thapliyal, M.B. Srinivas, A new reversible TSG gate and its application for designing efficient adder circuits, in: 7th International Symposium on Representations and Methodology of Future Computing Technologies, 2005.
19. H. Thapliyal, M.B. Srinivas, Novel reversible TSG gate and its application for designing reversible carry look ahead adder and other adder architectures, in: 10th Asia-Pacific Computer Systems Architecture Conference, 2005.
20. Khan M.H.A. Design of full-adder with reversible gates. Int. Conf. Comput. Inf. Technol. (2002) 515-519
21. Thapliyal H., and Vinod A.P. Designing efficient online testable reversible adders with new reversible gate. IEEE ISCAS (2007) 1085-1088
22. Smoline J., and DiVincenzo D.P. Five two-qubit gates are sufficient to implement the quantum Fredkin gate. Phys. Rev. A 53 4 (1996) 2855-2856
23. G. Yang, X. Song, W.N.N. Hung, M.A. Perkowski, Bi-direction synthesis for reversible circuits, in: IEEE Computer Society Annual Symposium on VLSI New Frontiers in VLSI Design.
24. Hung W.N.N., Song X., Yang G., Yang J., and Perkowski M.A. Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 25 9 (September 2006) 1652-1663
25. Maslov D., Dueck G.W., and Miller D.M. Toffoli network synthesis with templates. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 24 6 (June 2005) 807-817
26. Md. Mahmudul Hasan, A.K. Biswas, M. Hasan, A.R. Chowdhury, H.M.H. Babu, A novel approach to design BCD adder and Carry Skip BCD adder, in: 21st International Conference on VLSI Design, 4-8 January 2008, pp. 566-571.
27. Majid H., and Keivan N. A novel reversible BCD adder for nanotechnology based systems. Am. J. Appl. Sci. 5 3 (2008) 282-288 ISSN 1546-9239