Novel BCD adders and their reversible logic implementation for IEEE 754r format

Proceedings of the IEEE International Conference on VLSI Design

Volumn 2006, Issue , 2006, Pages 387-392

  Thapliyal, Himanshu ^b   Kotiyal, Saurabh ^b   Srinivas, M B ^a  

^a INTERNATIONAL INSTITUTE OF INFORMATION TECHNOLOGY   (India)

^b SIT   (India)

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; CMOS INTEGRATED CIRCUITS; GATES (TRANSISTOR); NANOTECHNOLOGY; OPTICAL DATA PROCESSING;

BCD ADDERS; QUANTUM COMPUTING; REVERSIBLE LOGIC; REVERSIBLE LOGIC IMPLEMENTATION;

LOGIC CIRCUITS;

EID: 33748528595     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSID.2006.122     Document Type: Conference Paper

References (19)

1. M.F. Cowlishaw, "Decimal Floating-Point: Algorithm for Computers", Proc. 16th IEEE Symp. Computer Arithmetic, pp. 104-111, June, 2003.
2. http://en.wikipedia.org/wiki/IEEE_754r
3. http://www2.hursley.ibm.com/decimal/754r-status.html
4. R. Landauer, "Irreversibility and Heat Generation in the Computational Process", IBM Journal of Research and Development, 5, pp. 183-191, 1961.
5. C.H. Bennett, "Logical Reversibility of Computation", IBM J. Research and Development, pp. 525-532, November 1973.
6. E. Fredkin, T Toffoli, "Conservative Logic", International Journal of Theor. Physics, 21(1982),pp.219-253.
7. T. Toffoli., "Reversible Computing", Tech memo MIT/LCS/TM-151, MIT Lab for Computer Science (1980).
8. Alberto LEPORATI, Claudio ZANDRON, Giancarlo MAURI," Simulating the Fredkin Gate with Energy{Based P Systems", Journal of Universal Computer Science,Volume 10,Issue 5,pp 600-619.
9. Md. M. H Azad Khan, "Design of Full-adder With Reversible Gates", International Conference on Computer and Information Technology, Dhaka, Bangladesh, 2002, pp. 515-519.
10. Vlatko Vedral, Adriano Bareno and Artur Ekert, "Quantum Networks for Elementary Arithmetic Operations", arXiv:quant-ph/9511018 v1, nov 1995.
11. Hafiz Md. Hasan Babu and Ahsan Raja Chowdhury,"Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-bit Parallel Adder",VLSI Design 2005,pp-255-260,Kolkata, India, Jan 2005.
12. Himanshu Thapliyal and M.B Srinivas, "A Novel Reversible TSG Gate and Its Application for Designing Reversible Carry Look-Ahead and Other Adder Architectures", Accepted in Tenth Asia-Pacific Computer Systems Architecture Conference (ACSAC05), Singapore, October 24-26, 2005
13. Mark A. Erie and Michael J. Schulte,"Decimal Multiplication Via Carry-Save Addition", Proceedings of the Application-Specific Systems, Architectures, and Processors (ASAP '03), pp-348-359,The Hague, The Netherlands,June 2003.
14. Yingtao Jiang,Abdul Karim Al-Sheraidah, Yuke Wang,Edwin Sha, and Jin -Gyun Chung, "A Novel Multiplexer based Low Power Full Adder",IEEE Transactions on Circuits and Systems-IEEE briefs, Vol 51, No 7, JULY 2004.
15. Md. M. H Azad Khan, "Design of Full-adder With Reversible Gates", International Conference on Computer and Information Technology, Dhaka, Bangladesh, 2002, pp. 515-519.
16. Hafiz Md. Hasan Babu, Md. Rafiqul Islam, Syed Mostahed Ali Chowdhury and Ahsan Raja Chowdhury, "Reversible Logic Synthesis for Minimization of Full Adder Circuit", Proceedings of the EuroMicro Symposium on Digital System Design(DSD'03), 3-5 September 2003, Belek- Antalya, Turkey,pp-50-54.
17. Hafiz Md. Hasan Babu, Md. Rafiqul Islam, Syed Mostahed Ali Chowdhury and Ahsan Raja Chowdhury,"Synthesis of Full-Adder Circuit Using Reversible Logic", Proceedings 17th International Conference on VLSI Design (VLSI Design 2004), January 2004, Mumbai, India,pp-757-760.
18. J.W. Bruce, M.A. Thomton,L. Shivakumariah,P.S. Kokate and X.Li, "Efficient Adder Circuits Based on a Conservative Logic Gate", Proceedings of the IEEE Computer Society Annual Symposium on VLSI(ISVLSI'02),April 2002, Pittsburgh, PA, USA, pp 83-88.
19. Dmitri Maslov, "Reversible Logic Synthesis" ,PhD Dissertion, Computer Science Department, University of New Brunswick, Canada, Oct 2003.