Designing efficient online testable reversible adders with new reversible gate

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 1085-1088

  Thapliyal, Himanshu ^a   Vinod, A P ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; LOGIC GATES; ONLINE SYSTEMS; PROBLEM SOLVING; SOFTWARE DESIGN; SOFTWARE TESTING;

FEYNMAN GATES; ONLINE TESTABLE GATE (OTG); REVERSIBLE ADDERS; TESTABLE DESIGNS;

ADDERS;

EID: 34548817343     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2007.378198     Document Type: Conference Paper

References (10)

1. R. Landauer, "Irreversibility and Heat Generation in the Computational Process", IBM Journal of Research and Development, 5, pp. 183-191, 1961.
2. C.H. Bennett , "Logical Reversibility of Computation", IBM J. Research and Development, 17, 525 (1973).
3. E. Fredkin, T Toffoli, "Conservative Logic", International Journal of Theor. Physics, vol. 21, nos. 3-4, pp. 219-253, 1982.
4. T. Toffoli., "Reversible Computing", Tech memo MIT/LCS/TM-151, MIT Lab for Computer Science (1980).
5. D.P. Vasudevan , P.K. Lala and J.P. Parkerson, "Online Testable Reversible Logic Circuit Design using NAND Blocks", Proc, Symposium on Defect and Fault Tolerance, October 2004, pp-324-331.
6. D. P. Vasudevan, P. K. Lala, J. P Parkerson, "Reversible-Logic Design With Online Testability", IEEE Transactions on Instrumentation and Measurement, VOL. 55, NO. 2, pp. 406-414, APRIL 2006.
7. http://en.wikipedia.org/wiki/IEEE_754r
8. http://www2.hursley.ibm.com/decimal/754r-statu8.html
9. K. N. Patel, J. P. Hayes, and I. L. Markov, "Fault Testing for Reversible Circuits" , IEEE Trans. on CAD, 23(8), pp. 1220-1230, August 2004.
10. P.O. Boykin and V.P. Roychowdhury, "Reversible fault-tolerant logic", Proceedings International Conference on Dependable Systems and Networks, 2005 (DSN 2005), 28 June-1 July 2005, pp.444453.