메뉴 건너뛰기




Volumn 47, Issue 4 PART 2, 2008, Pages 3118-3122

Self-aligned dual-gate single-electron transistors

Author keywords

CMOS compatibility; Coulomb oscillation; Dual gate; Room temperature operation; Self alignment; Side gate length dependency; Single electron transistor

Indexed keywords

ALIGNMENT; CAPACITANCE MEASUREMENT; ELECTRON TUNNELING; ELECTRONS; FABRICATION; GALERKIN METHODS; METAL RECOVERY; PARAMETER EXTRACTION; SEMICONDUCTING SILICON COMPOUNDS; STATIC RANDOM ACCESS STORAGE; TEMPERATURE MEASUREMENT; TRANSIENTS; TRANSISTORS; TUNNELING (EXCAVATION);

EID: 54249162977     PISSN: 00214922     EISSN: 13474065     Source Type: Journal    
DOI: 10.1143/JJAP.47.3118     Document Type: Article
Times cited : (14)

References (13)
  • 3
    • 54249143099 scopus 로고    scopus 로고
    • S. Mahapatra, V. Pott, S. Ecoffey, A. Schmid, C. Wasshuber, J. W. Tringe, Y. Leblebici, M. Declercq, K. Banerjee, and A. M. Ionescu: IEDM Tech. Dig., 2003, p. 29.7.1.
    • S. Mahapatra, V. Pott, S. Ecoffey, A. Schmid, C. Wasshuber, J. W. Tringe, Y. Leblebici, M. Declercq, K. Banerjee, and A. M. Ionescu: IEDM Tech. Dig., 2003, p. 29.7.1.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.