SET/CMOS hybrid process and multiband filtering circuits

IEEE Transactions on Electron Devices

Volumn 52, Issue 8, 2005, Pages 1845-1850

  Song, Ki Whan ^a   Lee, Yong Kyu ^a   Sim, Jae Sung ^a   Jeoung, Hoon ^a   Lee, Jong Duk ^a   Park, Byung Gook ^a   Jin, You Seung ^b   Kim, Young Wug ^c  

^a Seoul National University   (South Korea)

^b SAMSUNG Electronics   (South Korea)

^c Dongbu HiTec Semiconductor Inc   (South Korea)

Author keywords

Filters; Hybrid integrated circuits; MOSFET; Multivalued logic; Single electron transistor (SET)

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC FILTERS; MANY VALUED LOGICS; MOSFET DEVICES; OXIDATION;

MULTIBAND FILTERS; SEPARATE GAS OXIDATION; SINGLE ELECTRON TRANSISTOR;

HYBRID INTEGRATED CIRCUITS;

EID: 23344447878     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2005.852730     Document Type: Article

References (7)

1. J. A. Hutchby, G. I. Bourianoff, V. V. Zhirnov, and J. E. Brewer, "Extending the road beyond CMOS," IEEE Circuits Devicse Mag., vol. 18, no. 3, pp. 28-41, Mar. 2002.
2. A. M. Ionescu, M. Declercq, S. Mahapatra, K. Banerjee, and J. Guartier, "Few electron devices: toward hybrid CMOS-SET integrated circuits," in Proc. Design Automation Conf. 2002, pp. 88-93.
3. S. Mahapatra, V. Pott, S. Ecoffey, A. Schmid, C. Wasshuber, J. W. Tringe, Y. Leblebict, M. Declercq, K. Banerjee, and A. M. Ionescu, "SETMOS: A novel true hybrid SET-CMOS high current coulomb blockade oscillation cell for future nano-scale analog ICs," in IEDM Tech. Dig., 2003, pp. 703-706.
4. H. Inokawa, A. Fujiwara, and Y. Takahashi, "A multiple-valued logic and memory with combined single-electron and metal-oxide-semiconductor transistors," IEEE Trans. Electron Devices, vol. 50, no. 2, pp. 462-470, Feb. 2003.
5. K.-W. Song, S. H. Lee, D. H. Kim, K. R. Kim, J. Kyung, G. Baek, C.-A. Lee, J. D. Lee, and B.-G. Park, "Complementary self-biased scheme for the robust design of CMOS/SET hybrid multivalued logic," in Proc. Int. Symp. Multiple-Valued Logic 2003, pp. 267-272.
6. D. H. Kim, S.-K. Sung, K. R. Kim, J. D. Lee, B.-G. Park, B. H. Choi, S. W. Hwang, and D. Ahn, "Silicon single-electron transistors with sidewall depletion gates and their application to dynamic single-electron transistor logic," IEEE Trans. Electron Devices, vol. 49, no. 4, pp. 627-635, Apr. 2002.
7. G. J. Hemink, T. Tanaka, T. Endoh, S. Aritome, and R. Shirota, "Fast and accurate programming method for multilevel NAND EEPROMs," in Symp. VLSI Tech. Dig., 1995, pp. 129-130.