Compact bell-shaped analog matching-cell module for digital-memory-based associative processors

Japanese Journal of Applied Physics

Volumn 47, Issue 4 PART 2, 2008, Pages 2788-2796

  Bui, Trong Tu ^a   Shibata, Tadashi ^a  

^a UNIVERSITY OF TOKYO   (Japan)

Author keywords

Associative memory; Associative processor; Bump circuit; CAM; Pattern matching; Resonance characteristics; Subthreshold operation

Indexed keywords

ANALOG TO DIGITAL CONVERSION; ASSOCIATIVE PROCESSING; BELLS; CELLS; CYTOLOGY; DATA STORAGE EQUIPMENT; DIGITAL ARITHMETIC; DIGITAL TO ANALOG CONVERSION; FIELD EFFECT TRANSISTORS; MOSFET DEVICES; NEURAL NETWORKS; PATTERN MATCHING; POWDERS; SEMICONDUCTING INDIUM; TRANSISTORS;

ASSOCIATIVE MEMORY; ASSOCIATIVE PROCESSOR; BUMP CIRCUIT; RESONANCE CHARACTERISTICS; SUBTHRESHOLD OPERATION;

CURRENT VOLTAGE CHARACTERISTICS;

EID: 54249094681     PISSN: 00214922     EISSN: 13474065     Source Type: Journal    
DOI: 10.1143/JJAP.47.2788     Document Type: Article

References (31)

1. T. Shibata, M. Yagi, and M. Adachi: Proc. 2nd Int. Conf, Information Fusion, 1999, p. 648.
2. M. Yagi, M. Adachi, and T. Shibata: Proc. 10th European Signal Processing Conf., 2000, p. 729.
3. M. Yagi and T. Shibata: Proc. IEEE Int. Conf. Acoustics, Speech, Signal Processing, 2002, p. 1-1045.
4. M. Yagi and T. Shibata: IEEE Trans. Neural Networks 14 (2003) 1144.
5. H. Yamasaki and T. Shibata: IEEE J. Solid-State Circuits 42 (2007) 2046.
6. M. Saitoh, H. Harata, and T. Hiramoto: IEDM Tech. Dig., 2004, p. 187.
7. K. Matsumoto, M. Ishii, K. Segawa, and Y. Oka: Appl. Phys. Lett. 68 (1996) 34.
8. A. Nakada, T. Shibata, M. Konda, T. Moriraoto, and T. Ohmi: IEEE J. Solid-State Circuits 34 (1999) 822.
9. Y. Oike, M. Ikeda, and K. Asada: IEEE J. Solid-State Circuits 39 (2004) 1383.
10. H. J. Mattausch, N. Omori, S. Fukae, T. Koide, and T. Gyohten: Symp. VLSI Circuits Dig. Tech. Pap., 2002, p. 252.
11. Md. A. Abedin, Y. Tanaka, A. Ahmadi, T. Koide, and H. J. Mattausch: Jpn, J. Appl. Phys. 46 (2007) 2231.
12. G. T. Tuttle, S. Fallahi, and A. A. Adibi: IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Pap., 1993, p. 38.
13. G. Cauwenberghs and V. Pedroni: IEEE J. Solid-State Circuits 32 (1997) 1278.
14. T. Yamasaki and T. Shibata: Proc. IEEE Int. Symp. Circuits and Systems (TSCAS), 2001, p. III-561.
15. T. Yamasaki and T. Shibata: IEEE Trans. Neural Networks 14 (2003) 1257.
16. M. Ogawa and T. Shibata: Proc. European Solid-State Circuits Conf. (ESSCIRC), 2001, p. 257.
17. M. Konda, T. Shibata, and T. Ohmi: Proc. IEEE Int. Symp. Circuit and Systems (ISCAS), 1996, p. 217.
18. A. Kramer, R. Canegallo, M. Chinosi, D. Doise, G. Gozzini, L. Navoni, P. L. Rolandi, and M. Sabatini: IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Pap., 1997, p. 44.
19. C. Diorio, P. Hasler, B. A. Minch, and C. A. Mead: IEEE Trans. Electron Devices 43 (1996) 1972.
20. T. Yamasaki, A. Suzuki, D. Kobayashi, and T. Shibata: Proc. IEEE Int. Symp. Circuits and Systems, 2001, p. IV-930.
21. S. M. Yoon, E. Tokumitsu, and H. Tshiwara: IEEE Trans. Electron Devices 47 (2000) 1630.
22. D. Kobayashi, T. Shibata, Y. Fujimori, T. Nakamura, and H. Takasu: IEEE Trans. Electron Devices 52 (2005) 2188.
23. T. Delbruck: Proc. Int. Joint Conf. Neural Networks, 1991, p. 1-475.
24. P. Hasler, P. Smith, C. Duffy, C. Gordon, J. Dugger, and D. Andderson: Midwest Symp. Circuit and Systems, 2002, p. 196.
25. S. Y. Peng, B. A. Minch, and P. Hasler: Proc. IEEE Int. Symp. Circuits and Systems, 2005, p. 4341.
26. S. Vlassis, O. Fikos, and S. Siskos: Proc. Int. Conf. Image Processing, 2001, p. 350.
27. Y. C. Hung and B. D. Liu: Proc. IEEE Asia Pacific Conf. ASIC, 1999, p. 112.
28. K. Ito, M. Ogawa, and T. Shibata: Jpn. J. Appl. Phys. 41 (2002) 2301.
29. C. C. Huang, K. C. Chiang, H. L. Kao, A. Chin, and W. J. Chen: IEEE Microwave Wireless Components Lett. 16 (2006) 493.
30. D. Brassard, L. Quellet, and M. A. El Khakani: IEEE Electron Device Lett. 28 (2007) 261.
31. ITRS: Process Integration, Devices, and Structures 2006 Update (ITRS, 2006).