A 6-bit 3.5-GS/s 0.9-V 98-mW flash ADC in 90-nm CMOS

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 10, 2008, Pages 2303-2310

  Deguchi, Kazuaki ^a   Suwa, Naoko ^a   Ito, Masao ^a   Kumamoto, Toshio ^a   Miki, Takahiro ^a  

^a RENESAS TECHNOLOGY CORP   (Japan)

Author keywords

A D converter; Active load; ADC; Flash converter; Interpolation; Offset averaging; Overdrive recovery

Indexed keywords

INTERPOLATION; NETWORK PROTOCOLS; SENSOR NETWORKS; SPEED;

A/D CONVERTER; ACTIVE LOAD; ADC; FLASH CONVERTER; OFFSET AVERAGING; OVERDRIVE RECOVERY;

MULTICARRIER MODULATION;

EID: 54049119715     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.2004326     Document Type: Conference Paper

References (13)

1. D. Draxelmayr, "A 6b 600 MHz 10 mW ADC array in digital 90 nm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2004, pp. 264-265.
2. R. W. Brodersen, "A 6b 600 MS/s 5.3 mW asynchronous ADC in 0.13 μm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2006, pp. 574-575.
3. X. Jiang, Z. Wang, and M. F. Chang, "A 2 GS/s 6b ADC in 0.18 μm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2003, pp. 322-323.
4. S. Park, Y. Palaskas, A. Ravi, R. E. Bishop, and M. P. Flynn, "A 3.5 GS/s 5-b flash ADC in 90 nm. CMOS," in Proc. IEEE Custom Integrated. Circuits Conf., May 2006, pp. 489-492.
5. H. Okada, Y. Hashimoto, K. Sakata, T. Tsukada, and K. Ishibashi, "Offset calibrating comparator array for 1.2-V, 6-bit, 4-Gsample/s flash. ADCs using 0.13-μm generic CMOS technology," in Proc. 29th Eur. Solid-State Circuits Conf., May 2003, pp. 711-714.
6. K. Deguchi, N. Suwa, M. Ito, T. Kumamoto, and T. Miki, "A 6-bit 3.5-GS/s 0.9-V 98-mW flash ADC in 90 nm. CMOS," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2007, pp. 64-65.
7. K. Poulton, K. L. Knudsen, J. J. Corcoran, K. Wang, R. B. Nubling, R. L. Pierson, M. F. Chang, P. M. Asbeck, and R. T. Huang, "A 6-b, 4 GSa/s GaAs HBT ADC," IEEE J. Solid-State Circuits, vol. 30, no. 10, pp. 1109-1118, Oct. 1995.
8. M. Choi and A. A. Abidi, "A 6-b 1.3 Gsample/s A/D converter in 0.35-μm CMOS," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1847-1858, Dec. 2001.
9. Y. Akazawa, A. Iwata, T. Wakimoto, T. Kamato, H. Nakamura, and H. Ikawa, "A 400 MSPS 8b flash AD conversion LSI," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1987, pp. 98-99.
10. I. Mehr and D. Dalton, "A 500-Msample/s, 6-bit Nyquist-rate ADC for disk-drive read-channel applications," IEEE J. Solid-State Circuits, vol. 34, no. 7, pp. 912-920, Jul. 1999.
11. J. Lin and B. Haroun, "An embedded 0.8 V/480 μW 6b/22 MHz flash ADC in 0.13-μm digital CMOS process using a nonlinear double interpolation technique," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1610-1617, Dec. 2002.
12. H. Pan and A. A. Abidi, "Spatial filtering in flash A/D converters," IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process., vol. 50, no. 8, pp. 424-463, Aug. 2003.
13. C. Paulus, H. M. Bluthgen, M. Low, E. Sicheneder, N. Bruls, A. Courtois, M. Tiebout, and R. Thewes, "A 4 GS/s 6b flash ADC in 0.13 μm CMOS," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2004, pp. 420-423.