-
1
-
-
0003135251
-
A technique for reducing differential non-linearity errors in flash A/D converters
-
San Francisco, CA, Feb.
-
K. Kattmann and J. Barrow, "A technique for reducing differential non-linearity errors in flash A/D converters," in Proc. ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 1991, pp. 170-171.
-
(1991)
Proc. ISSCC Dig. Tech. Papers
, pp. 170-171
-
-
Kattmann, K.1
Barrow, J.2
-
3
-
-
0027887674
-
A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC
-
Dec.
-
K. Kusumoto, A. Matsuzawa, and K. Murata, "A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC," IEEE J. Solid-State Circuits, vol. 28, pp. 1200-1206, Dec. 1993.
-
(1993)
IEEE J. Solid-state Circuits
, vol.28
, pp. 1200-1206
-
-
Kusumoto, K.1
Matsuzawa, A.2
Murata, K.3
-
4
-
-
0141698482
-
-
Ph.D. Dissertation, University of California, Los Angeles, June
-
K. Y. Kim, "A 10-bit, 100 MS/s A/D Converter in 1 μm CMOS," Ph.D. Dissertation, University of California, Los Angeles, June 1996.
-
(1996)
A 10-bit, 100 MS/s A/D Converter in 1 μm CMOS
-
-
Kim, K.Y.1
-
5
-
-
0002006695
-
2
-
San Francisco, CA, Feb.
-
2," in Proc. ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 1999, pp. 320-321.
-
(1999)
Proc. ISSCC Dig. Tech. Papers
, pp. 320-321
-
-
Hoogzaad, G.1
Roovers, R.2
-
6
-
-
0034480240
-
A 3.3-V 12-b 50-MS/s A/D converter in 0.6-μm CMOS with over 80-dB SFDR
-
Dec.
-
H. Pan, M. Segami, M. Choi, J. Cao, and A. A. Abidi, "A 3.3-V 12-b 50-MS/s A/D converter in 0.6-μm CMOS with over 80-dB SFDR," IEEE J. Solid-State Circuits, vol. 35, pp. 1769-1780, Dec. 2000.
-
(2000)
IEEE J. Solid-state Circuits
, vol.35
, pp. 1769-1780
-
-
Pan, H.1
Segami, M.2
Choi, M.3
Cao, J.4
Abidi, A.A.5
-
7
-
-
0035696160
-
A 6 b 1.3 GSample/s A/D converter in 0.35 μm CMOS
-
Dec.
-
M. Choi and A. A. Abidi, "A 6 b 1.3 GSample/s A/D converter in 0.35 μm CMOS," IEEE J. Solid-State Circuits, vol. 36, pp. 1847-1858, Dec. 2001.
-
(2001)
IEEE J. Solid-state Circuits
, vol.36
, pp. 1847-1858
-
-
Choi, M.1
Abidi, A.A.2
-
8
-
-
0036917305
-
A 6-b 1.6 GSample/s flash ADC in 0.18-μm CMOS using averaging termination
-
Dec.
-
P. Scholtens and M. Vertragt, "A 6-b 1.6 GSample/s flash ADC in 0.18-μm CMOS using averaging termination," IEEE J. Solid-State Circuits, vol. 37, pp. 1599-1609, Dec. 2002.
-
(2002)
IEEE J. Solid-state Circuits
, vol.37
, pp. 1599-1609
-
-
Scholtens, P.1
Vertragt, M.2
-
9
-
-
0023570553
-
An 8-bit video ADC incorporating folding and interpolation techniques
-
Dec.
-
R. E. J. van de Grift, I. W. J. M. Rutten, and M. van der Veen, "An 8-bit video ADC incorporating folding and interpolation techniques," IEEE J. Solid-State Circuits, vol. SC-22, pp. 944-953, Dec. 1987.
-
(1987)
IEEE J. Solid-state Circuits
, vol.SC-22
, pp. 944-953
-
-
Van de Grift, R.E.J.1
Rutten, I.W.J.M.2
Van der Veen, M.3
-
10
-
-
0029510025
-
A 70-MS/s 110-mW 8-b CMOS folding and interpolating A/D converter
-
Dec.
-
B. Nauta and A. G. W. Venes, "A 70-MS/s 110-mW 8-b CMOS folding and interpolating A/D converter," IEEE J. Solid-State Circuits, vol. 32, pp. 1302-1308, Dec. 1995.
-
(1995)
IEEE J. Solid-state Circuits
, vol.32
, pp. 1302-1308
-
-
Nauta, B.1
Venes, A.G.W.2
-
11
-
-
0030411456
-
An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing
-
Dec.
-
A. G. W. Venes and R. J. van de Plassche, "An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing," IEEE J. Solid-State Circuits, vol. 31, pp. 1846-1853, Dec. 1996.
-
(1996)
IEEE J. Solid-state Circuits
, vol.31
, pp. 1846-1853
-
-
Venes, A.G.W.1
Van de Plassche, R.J.2
-
12
-
-
0024754187
-
Matching properties of MOS transistors
-
Oct.
-
M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1440, Oct. 1989.
-
(1989)
IEEE J. Solid-state Circuits
, vol.24
, pp. 1433-1440
-
-
Pelgrom, M.J.M.1
Duinmaijer, A.C.J.2
Welbers, A.P.G.3
-
13
-
-
0031188590
-
CMOS technology for mixed signal ICs
-
July
-
M. J. M. Pelgrom and M. Vertregt, "CMOS technology for mixed signal ICs," Solid-State Electron., vol. 41, pp. 967-974, July 1997.
-
(1997)
Solid-state Electron.
, vol.41
, pp. 967-974
-
-
Pelgrom, M.J.M.1
Vertregt, M.2
-
14
-
-
0030241345
-
CMOS folding A/D converters with current-mode interpolation
-
Sept.
-
M. Flynn and D. J. Allstot, "CMOS folding A/D converters with current-mode interpolation," IEEE J. Solid-State Circuits, vol. 31, pp. 1248-1257, Sept. 1996.
-
(1996)
IEEE J. Solid-state Circuits
, vol.31
, pp. 1248-1257
-
-
Flynn, M.1
Allstot, D.J.2
-
16
-
-
0003417349
-
-
New York: Wiley
-
P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. New York: Wiley, 2001.
-
(2001)
Analysis and Design of Analog Integrated Circuits, 4th Ed.
-
-
Gray, P.R.1
Hurst, P.J.2
Lewis, S.H.3
Meyer, R.G.4
-
17
-
-
84944986578
-
On the equivalence of spatial and temporal stability for translation invariant linear resistive networks
-
Sept.
-
J. L. White and A. N. Willson Jr., "On the equivalence of spatial and temporal stability for translation invariant linear resistive networks," IEEE Trans. Circuits Syst. I, vol. 39, pp. 734-743, Sept. 1992.
-
(1992)
IEEE Trans. Circuits Syst. I
, vol.39
, pp. 734-743
-
-
White, J.L.1
Willson A.N., Jr.2
-
18
-
-
76349110647
-
A 2.5 Volt 6 bit 600 MS/s flash ADC in 0.25 μm CMOS
-
Stockholm, Sweden
-
P. Scholtens, "A 2.5 Volt 6 bit 600 MS/s flash ADC in 0.25 μm CMOS," in Proc. Eur. Solid-State Circuits Conf., Stockholm, Sweden, 2000.
-
(2000)
Proc. Eur. Solid-state Circuits Conf.
-
-
Scholtens, P.1
|