Spatial filtering in flash A/D converters

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 50, Issue 8, 2003, Pages 424-436

  Pan, Hui ^a,b   Abidi, Asad A ^a  

^a Department of Civil and Environmental Engineering   (United States)

^b BROADCOM CORPORATION   (United States)

Author keywords

Flash A D converter; Interpolation; Offset averaging; Resistor network; Spatial filter

Indexed keywords

CMOS INTEGRATED CIRCUITS; INTERPOLATION; MOSFET DEVICES; RESISTORS; SIGNAL TO NOISE RATIO; WAVE FILTERS;

SPATIAL FILTERING;

ANALOG TO DIGITAL CONVERSION;

EID: 0041317178     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSII.2003.813584     Document Type: Article

References (19)

1. K. Kattmann and J. Barrow, "A technique for reducing differential non-linearity errors in flash A/D converters," in Proc. ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 1991, pp. 170-171.
2. 2," IEEE J. Solid-State Circuits, vol. 32, pp. 1887-1895, Dec. 1997.
3. K. Kusumoto, A. Matsuzawa, and K. Murata, "A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC," IEEE J. Solid-State Circuits, vol. 28, pp. 1200-1206, Dec. 1993.
4. K. Y. Kim, "A 10-bit, 100 MS/s A/D Converter in 1 μm CMOS," Ph.D. Dissertation, University of California, Los Angeles, June 1996.
5. 2," in Proc. ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 1999, pp. 320-321.
6. H. Pan, M. Segami, M. Choi, J. Cao, and A. A. Abidi, "A 3.3-V 12-b 50-MS/s A/D converter in 0.6-μm CMOS with over 80-dB SFDR," IEEE J. Solid-State Circuits, vol. 35, pp. 1769-1780, Dec. 2000.
7. M. Choi and A. A. Abidi, "A 6 b 1.3 GSample/s A/D converter in 0.35 μm CMOS," IEEE J. Solid-State Circuits, vol. 36, pp. 1847-1858, Dec. 2001.
8. P. Scholtens and M. Vertragt, "A 6-b 1.6 GSample/s flash ADC in 0.18-μm CMOS using averaging termination," IEEE J. Solid-State Circuits, vol. 37, pp. 1599-1609, Dec. 2002.
9. R. E. J. van de Grift, I. W. J. M. Rutten, and M. van der Veen, "An 8-bit video ADC incorporating folding and interpolation techniques," IEEE J. Solid-State Circuits, vol. SC-22, pp. 944-953, Dec. 1987.
10. B. Nauta and A. G. W. Venes, "A 70-MS/s 110-mW 8-b CMOS folding and interpolating A/D converter," IEEE J. Solid-State Circuits, vol. 32, pp. 1302-1308, Dec. 1995.
11. A. G. W. Venes and R. J. van de Plassche, "An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing," IEEE J. Solid-State Circuits, vol. 31, pp. 1846-1853, Dec. 1996.
12. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1440, Oct. 1989.
13. M. J. M. Pelgrom and M. Vertregt, "CMOS technology for mixed signal ICs," Solid-State Electron., vol. 41, pp. 967-974, July 1997.
14. M. Flynn and D. J. Allstot, "CMOS folding A/D converters with current-mode interpolation," IEEE J. Solid-State Circuits, vol. 31, pp. 1248-1257, Sept. 1996.
15. J. L. White and A. A. Abidi, "Active resistor networks as 2D sampled data filters," IEEE Trans. Circuits Syst. - I: Fundamental Theory Applications, vol. 39, pp. 724-733, Sept. 1992.
16. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. New York: Wiley, 2001.
17. J. L. White and A. N. Willson Jr., "On the equivalence of spatial and temporal stability for translation invariant linear resistive networks," IEEE Trans. Circuits Syst. I, vol. 39, pp. 734-743, Sept. 1992.
18. P. Scholtens, "A 2.5 Volt 6 bit 600 MS/s flash ADC in 0.25 μm CMOS," in Proc. Eur. Solid-State Circuits Conf., Stockholm, Sweden, 2000.
19. L. W. Couch II, Digital and Analog Communication Systems, 4th ed. New York: Macmillan, 1993.