Very Low-Complexity Hardware Interleaver for Turbo Decoding

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 54, Issue 7, 2007, Pages 636-640

  Li, Qingwei ^c  

^a Infineon Technologies MorphICs Inc   (United States)

^b OREGON STATE UNIVERSITY   (United States)

^c Oregon State University   (United States)

Author keywords

CDMA; interleaver; turbo codes; VLSI architecture

Indexed keywords

CODE DIVISION MULTIPLE ACCESS; COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; TURBO CODES; VLSI CIRCUITS;

INTERLEAVER; TURBO DECODING;

DECODING;

EID: 34547586379     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2007.895313     Document Type: Article

References (7)

1. C. Berrou, A. Glavieux, and P. Thitimajshima, “Near Shannon limit error-correcting coding and decoding: Turbo-codes,” in Proc. IEEE ICC’93, May 1993, vol. 2, pp. 1064–1070.
2. Technical Specification Group Radio Access Network; Multiplexing and Channel Coding (FDD), 3GPP TS25.212 v5.1.0, 3rd Generation Partnership Project, 2002.
3. Physical Layer Standard for CDMA2000 Spread Spectrum Systems, 3GPP2 C.S0002-C, vl.0, 3rd Generation Partnership Project 2, 2002.
4. Z. Wang, H. Suzuki, and K. Parhi, “VLSI implementation issues of turbo decoder design for wireless applications,” in Proc. IEEE Workshop Signal Process. Syst. (SiPS), 1999, pp. 503–512.
5. P. Ampadu and K. Kornegay, “An efficient hardware interleaver for 3 G turbo decoding,” Proc. RAWCON'03, pp. 199–201, Aug. 2003.
6. M. Shin and I.-C. Park, “Processor-based turbo interleaver for multiple thrid-generation wireless standards,” IEEE Commun. Lett., vol. 7, no. 5, pp. 210–12, May 2003.
7. K. Parhi, “Approaches to low-power implementations of DSP systems,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 48, no. 10, pp. 1214–1224, Oct. 2001.