메뉴 건너뛰기




Volumn , Issue , 2008, Pages 185-190

Selective hardening in early design steps

Author keywords

Reliability; Soft error mitigation

Indexed keywords

COMPUTER NETWORKS; ERROR ANALYSIS; ERRORS; MICROPROCESSOR CHIPS;

EID: 51549096388     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ETS.2008.30     Document Type: Conference Paper
Times cited : (33)

References (34)
  • 1
    • 84964994951 scopus 로고    scopus 로고
    • K. Mohanram and N. Touba. Partial error masking to reduce soft error failure rate in logic circuits, in 18th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2003), 3-5 November 2003, Boston, MA, USA, Proceedings, 2003, pp. 433-440.
    • K. Mohanram and N. Touba. "Partial error masking to reduce soft error failure rate in logic circuits," in 18th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2003), 3-5 November 2003, Boston, MA, USA, Proceedings, 2003, pp. 433-440.
  • 5
    • 0142184763 scopus 로고    scopus 로고
    • K. Mohanram and N. Touba. Cost-effective approach for reducing soft error failure rate in logic circuits, in Proceedings 2003 International Test Conference (ITC 2003), 28 September - 3 October 2003, Charlotte, NC, USA, 2003, pp. 893-901.
    • K. Mohanram and N. Touba. "Cost-effective approach for reducing soft error failure rate in logic circuits," in Proceedings 2003 International Test Conference (ITC 2003), 28 September - 3 October 2003, Charlotte, NC, USA, 2003, pp. 893-901.
  • 6
    • 24344478598 scopus 로고    scopus 로고
    • Soft-spot analysis: Targeting compund noise effects in nanometer circuits
    • C. Zhao, S. Dey, and X. Bai, "Soft-spot analysis: Targeting compund noise effects in nanometer circuits," IEEE Design & Test of Comp., vol. 22, no. 4, pp. 362-375, 2005.
    • (2005) IEEE Design & Test of Comp , vol.22 , Issue.4 , pp. 362-375
    • Zhao, C.1    Dey, S.2    Bai, X.3
  • 8
    • 37549071089 scopus 로고    scopus 로고
    • J. Hayes, I. Polian, and B. Becker. An analysis framework for transient-error tolerance, in 25th IEEE VLSI Test Symposium (VTS 2007), 6-10 May 2007, Berkeley, California, USA, 2007, pp. 249-255.
    • J. Hayes, I. Polian, and B. Becker. "An analysis framework for transient-error tolerance," in 25th IEEE VLSI Test Symposium (VTS 2007), 6-10 May 2007, Berkeley, California, USA, 2007, pp. 249-255.
  • 13
    • 29344470310 scopus 로고    scopus 로고
    • Physics-based simulation of single-event effects
    • P. Dodd, "Physics-based simulation of single-event effects," IEEE Trans. on Device and Materials Reliability, vol. 5, no. 3, pp. 343-357, 2005.
    • (2005) IEEE Trans. on Device and Materials Reliability , vol.5 , Issue.3 , pp. 343-357
    • Dodd, P.1
  • 14
    • 0031373956 scopus 로고    scopus 로고
    • Attenuation of single event induced pulses in CMOS combinational logic
    • M. Baze and S. Buchner, "Attenuation of single event induced pulses in CMOS combinational logic," IEEE Trans. on Nuclear Science, vol. 44, no. 6, pp. 2217-2223, 1997.
    • (1997) IEEE Trans. on Nuclear Science , vol.44 , Issue.6 , pp. 2217-2223
    • Baze, M.1    Buchner, S.2
  • 15
    • 0026400768 scopus 로고
    • Simulation of SEU transients in CMOS ICs
    • N. Kaul, B. Bhuva, and S. Kerns, "Simulation of SEU transients in CMOS ICs," IEEE Trans. on Nuclear Science, vol. 38, no. 6, pp. 1514-1520, 1991.
    • (1991) IEEE Trans. on Nuclear Science , vol.38 , Issue.6 , pp. 1514-1520
    • Kaul, N.1    Bhuva, B.2    Kerns, S.3
  • 18
    • 11044239423 scopus 로고    scopus 로고
    • Production and propagation of single-event transients in high-speed digital logic ICs
    • P. Dodd, "Production and propagation of single-event transients in high-speed digital logic ICs," IEEE Trans. on Nuclear Science, vol. 51, no. 6, pp. 3278-3284, 2004.
    • (2004) IEEE Trans. on Nuclear Science , vol.51 , Issue.6 , pp. 3278-3284
    • Dodd, P.1
  • 19
    • 0020091827 scopus 로고
    • Alpha-particle-induced field and enhanced collection of carriers
    • C. Hu, "Alpha-particle-induced field and enhanced collection of carriers," IEEE Electron Device Letters, vol. 3, no. 2, pp. 31-34, 1982.
    • (1982) IEEE Electron Device Letters , vol.3 , Issue.2 , pp. 31-34
    • Hu, C.1
  • 20
    • 0020312672 scopus 로고
    • Charge funneling in N-und P-type Si substrates
    • F. McLean and T. Oldham, "Charge funneling in N-und P-type Si substrates," IEEE Trans. on Nuclear Science, vol. 29, no. 6, pp. 2018-2023, 1982.
    • (1982) IEEE Trans. on Nuclear Science , vol.29 , Issue.6 , pp. 2018-2023
    • McLean, F.1    Oldham, T.2
  • 21
    • 0020298427 scopus 로고
    • Collection of charge on junction nodes from ion tracks
    • G. Messenger, "Collection of charge on junction nodes from ion tracks," IEEE Trans. on Nuclear Science, vol. 29, no. 6, pp. 2024-2031, 1982.
    • (1982) IEEE Trans. on Nuclear Science , vol.29 , Issue.6 , pp. 2024-2031
    • Messenger, G.1
  • 26
    • 0021574326 scopus 로고
    • Applications of testability analysis: From ATPG to critical delay path tracing
    • Philadelphia. PA, USA, October
    • F. Brglez, P. Pownall. and R. Hum, "Applications of testability analysis: From ATPG to critical delay path tracing," in Proceedings International Test Conference 1984, Philadelphia. PA, USA, October 1984, 1984, pp. 705-712.
    • (1984) Proceedings International Test Conference 1984 , pp. 705-712
    • Brglez, F.1    Pownall, P.2    Hum, R.3
  • 29
    • 33646902164 scopus 로고    scopus 로고
    • S. Krishnuswamy, G. Viamontes, I. Markov, and J. Hayes, Accurate reliability evaluation and enhancement via probabilistic transfer matrices. in 2005 Design, Automation and Test in Europe Conference and Exposition (DATE 2005), 7-11 March 2005, Munich, Germany, 2005, pp. 282-287.
    • S. Krishnuswamy, G. Viamontes, I. Markov, and J. Hayes, "Accurate reliability evaluation and enhancement via probabilistic transfer matrices." in 2005 Design, Automation and Test in Europe Conference and Exposition (DATE 2005), 7-11 March 2005, Munich, Germany, 2005, pp. 282-287.
  • 30
    • 33748331354 scopus 로고    scopus 로고
    • Soft error-rate analysis (SERA) methodology
    • M. Zhang and N. Shunbhag, "Soft error-rate analysis (SERA) methodology." IEEE Trans. on CAD, vol. 25, no. 10, pp. 2140-2155, 2006.
    • (2006) IEEE Trans. on CAD , vol.25 , Issue.10 , pp. 2140-2155
    • Zhang, M.1    Shunbhag, N.2
  • 31
    • 46749136822 scopus 로고    scopus 로고
    • C. Rusu, A. Bougerai, L. Anghel, C. Weulerse, N. Buard, S. Benhammadi, N. Renaud, G. Hubert, F. Wrobel, T. Carriere, and R. Gaillard, Multiple event transient induced by nuclear reactions in CMOS logic cells, in 13th IEEE International On-Line Testing Symposium (IOLTS 2007). 8-11 July 2007. Heraklion. Crete, Greece, 2007, pp. 137-145.
    • C. Rusu, A. Bougerai, L. Anghel, C. Weulerse, N. Buard, S. Benhammadi, N. Renaud, G. Hubert, F. Wrobel, T. Carriere, and R. Gaillard, "Multiple event transient induced by nuclear reactions in CMOS logic cells," in 13th IEEE International On-Line Testing Symposium (IOLTS 2007). 8-11 July 2007. Heraklion. Crete, Greece, 2007, pp. 137-145.
  • 33
    • 0027848063 scopus 로고
    • A logic-level model for α-particle hits in CMOS circuits
    • International Conference on Computer Design, ICCD '93, Cambridge, MA, USA, October 3-6
    • H. Cha and J. Patel, "A logic-level model for α-particle hits in CMOS circuits," in International Conference on Computer Design, ICCD '93, Cambridge, MA, USA, October 3-6, 1993, ser. 538-542, 1993.
    • (1993) ser , vol.538-542
    • Cha, H.1    Patel, J.2
  • 34
    • 51549104071 scopus 로고    scopus 로고
    • K. McElvain, IWLS'93 benchmark set: Version 4.0, in Int'l Workshop on Logic Synth, 1993
    • K. McElvain, "IWLS'93 benchmark set: Version 4.0," in Int'l Workshop on Logic Synth., 1993.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.