Adaptive SRAM design for dynamic voltage scaling VLSI systems

Midwest Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 1297-1300

  Kirolos, Sami ^a   Massoud, Yehia ^a  

^a Rice University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER NETWORKS; ENERGY CONSERVATION; LOGIC DESIGN; VOLTAGE STABILIZING CIRCUITS;

SUPPLY VOLTAGES;

STATIC RANDOM ACCESS STORAGE;

EID: 51449091991     PISSN: 15483746     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MWSCAS.2007.4488788     Document Type: Conference Paper

References (11)

1. th Assignment," in Proc. Design Automation Conference, 2004, pp. 783-786.
2. P. Gupta, A. B. Kahng, P. Sharma, and D. Sylvester, "Selective Gate-Length Biasing for Cost-Effective Runtime Leakage Control," in Proc. Design Automation Conference, 2004, pp. 327-330.
3. K. Agarwal, H. Deogun, D. Sylvester, and K. Nowka, "Power Gating with Multiple Sleep Modes," in Proc. International Symposium on Quality Electronic Design, 2006, pp. 27-29.
4. C. Heer and U. Schlichtmann, "Ultra-Low-Power Design: Device and Logic Design Approaches," in Ultra Low-Power Electronics and Design, E. Macii, Ed. Kluwer Academic Press, 2004.
5. L. Yuan and G. Qu, "Analysis of Energy Reduction on Dynamic Voltage Scaling-Enabled Systems," IEEE Trans. Computer-aided Design, vol. 24, no. 12, pp. 1827-1837, Dec. 2005.
6. S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, K. Flautner, and T. Mudge, "A Self-Tuning DVS Processor Using Delay-Error Detection and Correction," IEEE Trans. VLSI Systems, vol. 41, no. 4, pp. 792-804, Apr. 2006.
7. B. Zhai, D. Blaauw, D. Sylvester, and K. Flautner, "Theoretical and practical limits of dynamic voltage scaling," in Proc. Design Automation Conference, 2004, pp. 868-873.
8. B. Calhoun and A. Chandrakasan, "Static Noise Margin Variation for Sub-threshold SRAM in 65nm CMOS," IEEE Journal of Solid-state Circuits, vol. 41, pp. 1673-1679, July 2006.
9. A. Bhavnagarwala, X. Tang, and J. Meindl, "The Impact of Intrinsic Device Fluctuations on CMOS SRAM Cell Stability," IEEE Journal of Solid-state Circuits, pp. 658-665, 2001.
10. B. H. Calhoun, A. Wang, and A. Chandrakasan, "Modeling and Sizing for Minimum Energy Operation in Subthreshold Circuits," IEEE Journal of Solid-state Circuits, vol. 40, no. 9, pp. 1778-1786, Sept. 2005.
11. S. Kirolos and Y. Massoud, "Adaptive Ratio-Size Gates for Minimum Energy Operation," IEEE Trans. Circuits and Systems II, vol. 53, no. 11, Nov. 2006.