Analysis of energy reduction on dynamic voltage scaling-enabled systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 24, Issue 12, 2005, Pages 1827-1837

  Yuan, Lin ^a,b   Qu, Gang ^a,b,c  

^a IEEE   (United States)

^b UNIVERSITY OF MARYLAND   (United States)

^c UNIVERSITY OF MARYLAND   (United States)

Author keywords

Dynamic voltage scaling; Low power design; Optimization; Power minimization; Scheduling

Indexed keywords

DYNAMIC VOLTAGE SCALING; FIXED VOLTAGE; LOW-POWER DESIGN; POWER MINIMIZATION;

ENERGY MANAGEMENT; ENERGY UTILIZATION; FREQUENCIES; MATHEMATICAL MODELS; OPTIMIZATION; SCHEDULING; WIRELESS TELECOMMUNICATION SYSTEMS;

ELECTRIC POTENTIAL;

EID: 29144483477     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.852658     Document Type: Conference Paper

References (22)

1. T. D. Burd, T. Pering, A. Stratakos, and R. Brodersen, "A dynamic voltage-scaled microprocessor system," in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC), San Francisco, CA, Feb. 2000, pp. 294-295, 466.
2. T. D. Burd and R. W. Brodersen, "Design issues for dynamic voltage scaling," in Proc. Int. Symp. Low Power Electronics and Design (ISLPED), Rapallo. Italy, Jul. 2000, pp. 9-14.
3. D. W. Carman, P. S. Kruus, and B. J. Matt, "Constraints and Approaches for Distributed Sensor Network Security," NAI Labs, Glenwood, MD, NAI Labs Tech. Rep. #00-10, Sep. 2000.
4. A. P. Chandrakasan, W. Bowhill, and F. Fox, Design of High-Performance Microprocessor Circuits. Piscataway, NJ: IEEE Press, 2001.
5. C. Chen and M. Sarrafzadeh, "Probably good algorithm for low power consumption with dual supply voltages," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design (ICCAD), San Jose, CA, Nov. 1999, pp. 76-79.
6. V. De and S. Borkar, "Technology and design challenges for low power and high performance," in Proc. Int. Symp. Low Power Electronics and Design, San Diego, CA, 1999, pp. 163-168.
7. I. Hong, G. Qu, M. Potkonjak, and M. B. Srivastava, "Synthesis techniques for low-power hard real-time systems on variable voltage processor," in Proc. 19th IEEE Real-Time Systems Symp., Madrid, Spain, Dec. 1998. pp. 178-187.
8. I. Hong et al., "Power optimization of variable-voltage core-based systems," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 18, no. 12, pp. 1702-1714, Dec. 1999.
9. S. Hua and G. Qu, "Approaching the maximum energy saving on embedded systems with multiple voltages," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, San Jose, CA, 2003, pp. 26-29.
10. T. Ishihara and H. Yasuura, "Voltage scheduling problem for dynamically variable voltage processors," in Proc. Int. Symp. Low Power Electronics and Design (ISLPED), Monterey, CA, Aug. 1998, pp. 197-202.
11. N. Kim, T. Austin, D. Blaauw, T. Mudge, K. Flautner, J. Hu, M. J. Irwin, M. Kandemir, and V. Narayanan, "Leakage current: Moore's law meets static power." Computer, vol. 36, no. 12, pp. 68-75, 2003.
12. P. Macken, M. Degrauwe, M. Van Paemel, and H. Oguey, "A voltage reduction technique for digital systems," in Proc. IEEE Int. Solid-State Circuits Conf., San Francisco, CA, 1990, pp. 238-239.
13. B. Mochocki, X. Hu, and G. Quan, "A realistic variable voltage scheduling model for real-time applications," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, San Jose, CA, 2002, pp. 726-731.
14. T. Pering, T. D. Burd, and R. W. Brodersen, "Voltage scheduling in the IpARM microprocessor system," in Proc. Int. Symp. Low Power Electronics and Design (ISLPED), Rapallo, Italy, Jul. 2000, pp. 96-101.
15. G. Qu and M. Potkonjak, "Techniques for energy-efficient communication pipeline design," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 10, no. 5, pp. 542-549, Oct. 2002.
16. G. Quan and X. Hu, "Energy efficient fixed-priority scheduling for realtime systems on variable voltage processors," in Proc. IEEE/ACM Design Automation Conf. (DAC), Las Vegas, NV, Jun. 2001, pp. 828-833.
17. S. Raje and M. Sarrafzadeh, "Variable voltage scheduling," in Proc. Int. Symp. Low Power Electronics and Design (ISLPED), Dana Point, CA, Apr. 1995, pp. 9-14.
18. th control and lowswing circuits," in Proc. Int. Symp. Low Power Electronics and Design, Monterey, CA, 1998, pp. 1-6.
19. V. Swaminathan and K. Chakrabarty, "Generalized network flow techniques for dynamic voltage scaling in hard real-time systems," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, San Jose, CA, 2003, pp. 21-24.
20. F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced CPU energy," in Proc. IEEE Annu. Foundations Computer Science (FOCS), Milwaukee, WI, 1995, pp. 374-382.
21. Y. Zhang, X. Hu, and D. Chen, "Energy minimization of real-time tasks on variable voltage processors with transition energy overhead," in Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC). Kitakyushu, Japan, 2003, pp. 65-70.
22. Wireless Sensing Network Development Platform. [Online]. Available: http://wins.rsc.rockwell.com/