Multi-objective optimization entailing computer architecture and thermal design for non-uniformly powered microprocessors

2008 11th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems, I-THERM

Volumn , Issue , 2008, Pages 432-440

  Raju, Uthaman ^a   Kaisare, Abhijit ^a   Agonafer, Dereje ^a   Haji Sheikh, A ^a   Chrysler, Greg ^b   Mahajan, Ravi ^b  

^a The University of Texas at Arlington   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURE; CACHE MEMORY; CHLORINE COMPOUNDS; COMPUTER NETWORKS; COMPUTER SCIENCE; COMPUTER SYSTEMS; COMPUTERS; CONCURRENT ENGINEERING; CURVE FITTING; DESIGN; ELECTRONICS ENGINEERING; FIGHTER AIRCRAFT; FORMING; FUNCTIONAL ANALYSIS; ISOMERS; MICROPROCESSOR CHIPS; MIXED CONVECTION; MULTIOBJECTIVE OPTIMIZATION; NUMERICAL METHODS; OPTIMIZATION; SEPARATION; THERMOMECHANICAL TREATMENT;

FUNCTIONAL BLOCKS;

ARCHITECTURAL DESIGN;

EID: 50949086744     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ITHERM.2008.4544302     Document Type: Conference Paper

References (20)

1. SIA. International Technology Roadmap for Semiconductors, 2005
2. S. Gunther, F. Binns, D. M. Carmean, and J. C. Hall, "Managing the impact of increasing microprocessor power consumption," In Intel Technology Journal, Q1 2001.
3. K. Skadron, M. R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan.,"Temperature-AwareMicroarchitecture," In Proceedings of the 30th International Symposium on Computer Architecture, pp. 2-13, June 2003.
4. W. Huang, M. R. Stan, K. Skadron, K. Sankaranarayanan, S. Ghosh, and S. Velusamy, "Compact Thermal Modeling for Temperature-Aware Design," In Proceedings of the 41st Design Automation Conference, June 2004
5. Prakash, M., "Cooling Challenges for Silicon Integrated Circuits," The Ninth Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems, ITHERM '04, Volume 2, June 2004. Pages 705-706
6. Tohru Suwa, Hamid Hadim, "Integrated Multidisciplinary Design And Optimization Methodologies In Electronics Packaging: State-Of-The Art Review," ASME International Mechanical Engineering Congress and Exposition,2006
7. R. Mahajan, "Thermal management of CPUs: A perspective on trends, needs and opportunities," Oct. 2002. Keynote presentation at the 8th Int'l Workshop on Thermal Investigations of ICs and Systems
8. S. Borkar, "Design challenges of technology scaling," IEEE Micro, pages 23-29, Jul.-Aug. 1999.
9. th Electronics Packaging Technology conference 2002, pp. 312-317
10. V.Gektin Ron Zhang M.Vogel, Guoping Xu and M.Lee,"Substantiation of numerical analysis methodology for CPU package with non-uniform heat dissipiation and heat sink with simplified fin modeling," Thermal and Thermo mechanical Phenomena in Electronic system,2004,pp.537-542 Vol.1
11. K K Sikka, "An analytical temperature prediction method for chip power map," Semiconductor Thermal Management and Management Symposium, 2005, pp.161-166
12. M.S.June and KK.Sikka, "Using cap-integral standoffs to reduce chip hot-spot temperature in electronic packages," Thermal and Thermo mechanical Phenomena in Electronic systems,2002,pp.173-178
13. Zhiping Yu,D.Yergeau,R.W.Dutton,S.Nakagawa and J.Deeney, "Fast placement chip dependent full chip temperature simulation," VLSI Technology, Systems and Applications,2001, pp.249-252.
14. rd ACM/IEEE, Vol.no.,pp.554-557,24-28 July 2006
15. Jeremy W.Sheaffer Kevin Skadron and David P.Luebke, " Temperature aware GPU design'
16. Abhijit Kaisare, Dereje Agonafer, A. Haji-Sheikh, Greg Chrysler and Ravi Mahajan, "Thermal based optimization of functional block distributions in a non-uniformly powered die," InterPACK, 2005, San Francisco, CA, July 17-22, 2005
17. Abhijit Kaisare,Dereje Agonafer, A.Haji-Sheik, Greg Chrysler and Ravi Mahajan,"Design rule for minimizing thermal resistance in a nonuniformly powered microprocessors ," published in Semitherm, conference,2006
18. Compaq 21364 die photo. From website:CPU Info enter .http://bwrc.eecs. berkeley.edu/CIC/diephotos
19. www.chip-architect.com
20. Ansys Workbench (11.0) reference manual , ANSYS, Inc. Canonsburg, PA,USA