Fast computation of the temperature distribution in VLSI chips using the discrete cosine transform and table look-up

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 1, Issue , 2005, Pages 87-92

  Zhan, Yong ^a   Sapatnekar, Sachin S ^a  

^a UNIVERSITY OF MINNESOTA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATION; COMPUTATIONAL FLUID DYNAMICS; COMPUTER AIDED DESIGN; EFFICIENCY; FAST FOURIER TRANSFORMS; TABLE LOOKUP; TEMPERATURE DISTRIBUTION; THERMOANALYSIS; VLSI CIRCUITS;

COMPUTATIONAL TECHNIQUE; DISCRETE COSINE TRANSFORM(DCT); EFFICIENT ESTIMATION; FAST COMPUTATION; HIGHLY ACCURATE; LOOK-UP TECHNIQUES; ORDERS OF MAGNITUDE; PERFORMANCE AND RELIABILITIES;

DISCRETE COSINE TRANSFORMS;

EID: 84861418911     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1120725.1120753     Document Type: Conference Paper

References (17)

1. D. Chen, E. Li, E. RosenbauM. and S. M. Kang, "Interconnect Thermal Modeling for Accurate Simulation of Circuit Timing and Reliability," IEEE Transaction!: on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 2, pp. 197-205, Feb. 2000.
2. S. Rzepka, K. Banerjee, E. MeuseL. and C. Hu, "Characterization of Self-heating in Advanced VLSI Interconnect Lines Based on Thermal Finite Element Simulation," IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part A. vol. 21, no. 3, pp. 406-411, Sept. 1998.
3. C. H. Tsai and S. M. Kang. "Cell-Level Placement for Improving Substrate Thermal Distribution," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 2, pp. 253-266, Feb. 2000.
4. T. Y. Wang and C. P. Chen, "3-D Thermal-ADL A Linear-Time Chip Level Transient Thermal Simulator" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 12, pp. 1434-1445, Dec. 2002.
5. B. Goplen and S. S. Sapatnekar, "Efficient Thermal Placement of Standard Cells in 3D ICs Using a Force Directed Approach," Digest of Technical Papers, 2003 IEEE/ACM International Conference tin Computer-Aided Design, pp. 86-89, Nov. 2003.
6. A. Haji-Sheikh, "Peak Temperature in High-Power Chips," IEEE Transactions on Electron Devices, vol. 37, no. 4, pp. 902-907, Apr. 1990.
7. Y. K. Cheng and S. M. Kang, "An Efficient Method for Hot-Spot Identification in ULS1 Circuits," Digest of Technical Papers, 1999 IEEE/ACM International Conference on Computer-Aided Design, pp. 124-127, Nov. 1999.
8. B. Wang and P. Mazumder, "Fast Thermal Analysis for VLSI Circuits via Semi-analytical Green's Function in Multi-layer Materials," 2004 IEEE International Symposium on Circuits and Systems, pp. 409-412, May 2004
9. R. Gharpurey and R. G. Meyer, "Modeling and Analysis of Substrate Coupling in Integrated Circuits," IEEE Journal of Solid-Stale Circuits, vol. 31. no. 3, pp. 344-353, Mar. 1996
10. A. M. Niknejad, R. Gharpurey, and R. G. Meyer, "Numerically Stable Green Function for Modeling and Analysis of Substrate Coupling in Integrated Circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17. no. 4, pp. 305-315, Apr. 1998.
11. M. N. Ozisik, "Boundary Value Problems of Heat Conduction," Oxford University Press, Oxford. 1968.
12. A. G. Kokkas, "Thermal Analysis of Multi-Layer Structures," IEEE Transac-tions on Electron Devices, vol. 21, no. 11, pp. 674-681, Nov. 1974.
13. Y. K. Cheng, P. Raha, C. C. Teng, E. RosenbauM. and S. M. Kang, "ILL1ADS-T An Electrothermal Timing Simulator for Temperature-Sensitive Reliability Diagnosis of CMOS VLSI Chips," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 8, pp, 668-681, Aug. 1998.
14. A. V. OppenheiM. R. W. Schafer, and J. R. Buck, " Discrete-Time Signal Processing," Prentice HalL. NJ, 1999.
15. R. Gharpurey, "Modeling and Analysis of Substrate Coupling in Integrated Circuits," Ph. D. Thesis, UC Berkeley, CA. 1995.
16. W. Liao, L. He, and K. Lepak, "Temperature-Aware Performance and Power Modeling," Technical Report UCLA Engr. 04-250, UCLA. CA. 2004.
17. K. Skadron, M. R. Stan, W. Huang, and S. Velusamy, " Temperature-Aware Microarchitecture," Proceedings of the 30th International Symposium on Computer Architecture, pp. 2-13, Jun. 2003.