An 11Gb/s inductive-coupling link with burst transmission

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn 51, Issue , 2008, Pages 297-299

  Miura, Noriyuki ^a   Kohama, Yoshinori ^a   Sugimori, Yasufumi ^a   Ishikuro, Hiroki ^a   Sakurai, Takayasu ^b   Kuroda, Tadahiro ^a  

^a KEIO UNIVERSITY   (Japan)

^b UNIVERSITY OF TOKYO   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTROMAGNETIC COUPLING; ENERGY EFFICIENCY;

BURST TRANSMISSION; CAPACITIVE COUPLINGS; COMMUNICATION DISTANCE; DATA RATES; INDUCTIVE COUPLING LINKS; LAYOUT AREA;

ELECTROMAGNETIC INDUCTION;

EID: 49549087966     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2008.4523175     Document Type: Conference Paper

References (14)

1. Q. Gu, et al., "Two 10Gb/s/pin Low-Power Interconnect Methods for 3D ICs," ISSCC Dig. Tech. Papers, pp. 448-449, Feb. 2007.
2. L. Luo, et al., "A 36Gb/s ACCI Multi-Channel Bus using a Fully Differential Pulse Receiver," Proc. CICC, pp. 773-776, Sept. 2006.
3. S. Mick, et al., "4Gbps High-Density AC Coupled Interconnection, " Proc. CICC, pp. 133-140, May 2002.
4. L. Luo, et al., "3Gb/s AC-Coupled Chip-to-Chip Communication using a Low-Swing Pulse Receiver," ISSCC Dig. Tech. Papers, pp. 522-523, Feb. 2005.
5. A. Fazzi, et al., "3D Capacitive Interconnections with Mono- and Bi-Directional Capabilities," ISSCC Dig. Tech. Papers, pp. 356-357, Feb. 2007.
6. 2 Proximity Communication," ISSCC Dig. Tech. Papers, pp. 368-369, Feb. 2007.
7. A. Fazzi, et al., "A 0.14mW/Gbps High-Density Capacitive Interface for 3D System Integration," Proc. CICC, pp. 101-104, Sept. 2005.
8. R. Drost, et al., "Electronic Alignment for Proximity Communication," ISSCC Dig. Tech. Papers, pp. 144-145, Feb. 2004.
9. K. Kanda, et al., "A 1.27Gh/s/ch 3mW/pin Wireless Superconnect (WSC) Interface Scheme," ISSCC Dig. Tech. Papers, pp. 186-187, Feb. 2003.
10. N. Miura, et al., "A 0.14pJ/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse Shaping," ISSCC Dig. Tech. Papers, pp. 358-359, Feb. 2007.
11. N. Miura, et al., "A 1Tb/s 3W Inductive-Coupling Transceiver for Inter-Chip Clock and Data Link," ISSCC Dig. Tech. Papers, pp. 424-425, Feb. 2006.
12. N. Miura, et al., "A 195Gb/s 1.2W 3D-Stacked Inductive Inter-Chip Wireless Superconnect with Transmit Power Control Scheme," ISSCC Dig. Tech. Papers, pp. 264-265, Feb. 2005.
13. M. Ito, et al., "A 390MHz Single-Chip Application and Dual-Mode Baseband Processor in 90nm Tripple-Vt CMOS," ISSCC Dig. Tech. Papers, pp. 274-275, Feb. 2007.
14. A. Tanabe, et al., "A 10 Gb/s Demultiplexer IC in 0.18μm CMOS using Current Mode Logic with Tolerance to the Threshold Voltage Fluctuation," ISSCC Dig. Tech. Papers, pp. 62-63, Feb. 2000.