-
1
-
-
0032636539
-
Random dopant induced threshold voltage lowering and fluctuations in sub 50nm MOSFETs: 3D atomistic' simulation study
-
A. Asenov, "Random dopant induced threshold voltage lowering and fluctuations in sub 50nm MOSFETs: 3D "atomistic' simulation study",Nanotechnology 10 (1999) 153-158.
-
(1999)
Nanotechnology
, vol.10
, pp. 153-158
-
-
Asenov, A.1
-
2
-
-
36549039989
-
Member. "Giant RTS in nanoscale floating-gate devices
-
Dec
-
P. Fantini, A. Ghetti, A. Marinoni, C. Ghidini, A. Visconti, and A. Marmiroli, Member. "Giant RTS in nanoscale floating-gate devices", IEEE Electron Device Lett., vol. 28, no. 12, Dec 2007
-
(2007)
IEEE Electron Device Lett
, vol.28
, Issue.12
-
-
Fantini, P.1
Ghetti, A.2
Marinoni, A.3
Ghidini, C.4
Visconti, A.5
Marmiroli, A.6
-
3
-
-
37549006492
-
-
H. Kurata, K. Otsuga, A. Kotabe, S. Kajiyama, T. Osabe, Y. Sasago, S. Narumi, K. Tokami, S. Kamohara, and O. Tsuchiya, The impact of RTS on the scaling of multilevel flash memories, Proc. Symp. VLSI Circuits, 13.3, 2006, pp. 112-113.
-
H. Kurata, K. Otsuga, A. Kotabe, S. Kajiyama, T. Osabe, Y. Sasago, S. Narumi, K. Tokami, S. Kamohara, and O. Tsuchiya, "The impact of RTS on the scaling of multilevel flash memories", Proc. Symp. VLSI Circuits, vol. 13.3, 2006, pp. 112-113.
-
-
-
-
4
-
-
0037560876
-
RTS amplitudes in decananometer MOSFETs: 3-D simulation study
-
Mar
-
A. Asenov, R. Balasubramaniam, A. R. Brown, and J. H. Davies, "RTS amplitudes in decananometer MOSFETs: 3-D simulation study," IEEE Trans. Electron Devices, vol. 50, no. 3, pp. 839-845, Mar. 2003.
-
(2003)
IEEE Trans. Electron Devices
, vol.50
, Issue.3
, pp. 839-845
-
-
Asenov, A.1
Balasubramaniam, R.2
Brown, A.R.3
Davies, J.H.4
-
5
-
-
34547890984
-
Discreet dopant effects on statistical variation of RTS magnitude
-
Aug
-
K. Sonoda, K. Ishikawa, T. Eimori, and O. Tsuchiya, "Discreet dopant effects on statistical variation of RTS magnitude",IEEE Trans. Electron Devices, vol. 54, no. 8, Aug. 2007.
-
(2007)
IEEE Trans. Electron Devices
, vol.54
, Issue.8
-
-
Sonoda, K.1
Ishikawa, K.2
Eimori, T.3
Tsuchiya, O.4
-
6
-
-
3242699588
-
Random telegraph signal noise simulation of decanano MOSFETs subject to atomic scale structure variation
-
A. Lee, A. R. Brown, A. Asenov and S. Roy, "Random telegraph signal noise simulation of decanano MOSFETs subject to atomic scale structure variation",Superlattices and Microstructures 34 (2003) 293-300.
-
(2003)
Superlattices and Microstructures
, vol.34
, pp. 293-300
-
-
Lee, A.1
Brown, A.R.2
Asenov, A.3
Roy, S.4
-
7
-
-
0033312006
-
Hierarchical approach to "atomistic" 3D MOSFET simulation
-
A. Asenov, A. R. Brown, J. H. Davies, and S. Saini, "Hierarchical approach to "atomistic" 3D MOSFET simulation," IEEE Trans. Computer-Aided Design, vol. 18, pp. 1558-1565, 1999.
-
(1999)
IEEE Trans. Computer-Aided Design
, vol.18
, pp. 1558-1565
-
-
Asenov, A.1
Brown, A.R.2
Davies, J.H.3
Saini, S.4
-
8
-
-
0035307248
-
Quantum enhancement of the random dopant induced threshold voltage fluctuations in sub 100 nm MOSFETs: A 3-Density-gradient simulation study
-
A. Asenov, G. Slavcheva, A. R. Brown, J. H. Davies, and S. Saini, "Quantum enhancement of the random dopant induced threshold voltage fluctuations in sub 100 nm MOSFETs: A 3-Density-gradient simulation study," IEEE Trans. Electron Devices, vol. 48, pp. 722-729, 2001.
-
(2001)
IEEE Trans. Electron Devices
, vol.48
, pp. 722-729
-
-
Asenov, A.1
Slavcheva, G.2
Brown, A.R.3
Davies, J.H.4
Saini, S.5
-
9
-
-
0001055578
-
Random telegraph signal: An atomic probe of the local current in field-effect transistors
-
H. H. Mueller and M. Schulz, "Random telegraph signal: An atomic probe of the local current in field-effect transistors," J. Appl. Phys., vol. 83, pp. 1734-1741, 1998.
-
(1998)
J. Appl. Phys
, vol.83
, pp. 1734-1741
-
-
Mueller, H.H.1
Schulz, M.2
-
10
-
-
0035716657
-
-
p.p, IEDM Tech. Dig
-
S. Inaba, K. Okano, S. Matsuda, M. Fujiwara, and et al. "High Performance 35nm Gate Length CMOS with NO Oxynitride Gate Dielectric and NiSALICIDE", p.p 641, 2001, IEDM Tech. Dig.
-
(2001)
High Performance 35nm Gate Length CMOS with NO Oxynitride Gate Dielectric and NiSALICIDE
, pp. 641
-
-
Inaba, S.1
Okano, K.2
Matsuda, S.3
Fujiwara, M.4
and et, al.5
-
11
-
-
49049092273
-
Simulation of Intrinsic Parameter Fluctuations in Nano-CMOS Devices
-
PhD thesis, University of Glasgow, Electronics and Electrical Eng. Dept
-
Gareth D. Roy, "Simulation of Intrinsic Parameter Fluctuations in Nano-CMOS Devices". PhD thesis, University of Glasgow, Electronics and Electrical Eng. Dept., 2005.
-
(2005)
-
-
Roy, G.D.1
|