Overview of bus-based system-on-chip interconnections

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 2, Issue , 2002, Pages

  Salminen, Erno ^a   Lahtinen, Vesa ^a   Kuusilinna, Kimmo ^a   Hämäläinen, Timo ^a  

^a TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SOFTWARE REUSABILITY; NETWORK PROTOCOLS; PERFORMANCE; SYSTEMS ANALYSIS; USER INTERFACES; VIRTUAL REALITY;

BUS BASED SYSTEM ON CHIP INTERCONNECTIONS; VIRTUAL SOCKET INTERFACE ALLIANCE; VITRUAL COMPONENT INTERFACE;

INTEGRATED CIRCUIT LAYOUT;

EID: 0036294704     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. Modeling bus scheduling policies for real-time systems
2. Performance analysis of systems with multi-channel communication architectures
3. ASOC: A scalable, single-chip communication architecture
4. How VSIA answers the SOC dilemma
5. An efficient bus architecture for system-on-chip design
6. Low-latency interconnection for IP-block based multimedia chips
7. Reconfiguration mechanism for an IP block based interconnection
8. LOTTERYBUS: A new high-performance communication architecture for system-on-chip designs
9. Asynchronous macrocell interconnect using MARBLE