Worst case timing analysis of input dependent data cache behavior

Proceedings - Euromicro Conference on Real-Time Systems

Volumn 2006, Issue , 2006, Pages 227-236

  Staschulat, Jan ^a   Ernst, Rolf ^a  

^a TECHNICAL UNIVERSITY OF BRAUNSCHWEIG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ACCESS CONTROL; COMPUTER SIMULATION; DATA FLOW ANALYSIS; SOFTWARE DESIGN; TIME DOMAIN ANALYSIS;

CACHE CONTENTS; DATA CACHE ANALYSIS; MEMORY ACCESS TIME; WORST CASE TIMING ANALYSIS;

CACHE MEMORY;

EID: 33947678283     PISSN: 10683070     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECRTS.2006.33     Document Type: Conference Paper

References (24)

1. A. V. Aho, R. Sethi, and J. Ullman. Compilers: Principles, Techniques and Tools. Addison-Wesley, Reading, GB, 1988.
2. F. Bodin and I. Puaut. A WCET-oriented static branch prediction scheme for real-time systems. In ECRTS, Palma de Mallorca, Spain, July 2005.
3. M. Campoy, A. P. Ivars, and J. V. Busquets-Mataix. Static use of locking caches in multitask preemptive real-time systems. In IEEE Real-Time Embedded System Workshop, December 2001.
4. A. Datta, S. Choudhury, A. Basu, H. Tomiyama, and N. Dutt. Satisfying timing constraints of preemptive real-time tasks through task layout technique. In IEEE VLSI Design, pages 97-102, January 2001.
5. C. Ferdinand and R. Wilhelm. On predicting data cache behaviour for real-time systems. In ACM SIGPLAN Workshop 1998 on Languages, Compilers, and Tools for Embedded System, 1998.
6. S. Ghosh, M. Martonosi, and S. Malik. Cache miss equations: a compiler framework for analyzing and tuning memory behavior. ACM Transactions on Programming Languages and Systems, 21(4):703-746, 1999.
7. J. Gustafsson, B. Lisper, P. Puschner, and R. Kirner. Input-dependency analysis for hard real-time software. In Workshop on Object-oriented Real-time Dependable Systems, Capri Island, Italy, 2003.
8. S.-K. Kim, S. L. Min, and R. Ha. Efficient worst case timing analysis of data caching. In IEEE Real-Time Technology and Applications Symposium (RTAS), 1996.
9. D. B. Kirk. SMART(strategic memory allocation for real-tim) cache design. In Real-Time Systems Symposium, pages 229-239, Santa Monica, CA, USA, Dec. 1989. IEEE Computer Society Press.
10. C.-G. Lee, J. Hahn, and Y.-M. S. et al. Analysis of cache-related preemption delay in fixed-priority preemptive scheduling. IEEE Transactions on computers, 47(6):700-713, June 1998.
11. Y.-T. S. Li, S. Malik, and A. Wolfe. Cache modeling for real-time software: Beyond direct mapped instruction caches. In IEEE Real-Time Systems Symposium, pages 254-263, 1996.
12. J. Liedtke, H. Härtig, and M. Hohmuth. Os-controlled cache predictability for real-time systems. In RTAS, Montreal, Canada, June 9-11 1997.
13. T. Lundqvist and P. Stenström. A method to improve the estimated worst-case performance of data caching. In Intl. Conference on Real-Time Computing Systems and Applications (RTCSA), pages 255-262, 1999.
14. S. Malik and Y.-T. S. Li. Performance Analysis of Real-Time Embedded Software. Kluwer Academic Publishers, 1999.
15. H. S. Negi, T. Mitra, and A. Roychoudhury. Accurate estimation of cache-related preemption delay. In CODES+ISSS'03, Newport Beach, CA, USA, Oct. 2003.
16. P. R. Panda, N. D. Dutt, and A. Nicolau. Memory Issues in Embedded Systems-On-Chip: Optimizations and Exploration. Kluwer Academic Publishers, Norwell, MA, 1999.
17. I. Puaut and D. Decotigny. Low-complexity algorihtms for static cache locking in multitasking hard real-time systems. In RTSS, 2002.
18. H. Ramaprasad and F. Mueller. Bounding worst-case data cache behavior by analytically deriving cache reference patterns. In IEEE Real-Time and Embedded Technology and Applications Symposium, pages 148-157, 2005.
19. J. Schneider and C. Ferdinand. Pipeline behavior prediction for superscalar processors by abstract interpretation. SIGPLAN Not. LCTES'99, 34(7):35-44, 1999.
20. J. Staschulat and R. Ernst. Multiple process execution in cache related preemption delay analysis. In EMSOFT, Pisa, Italy, Sept. 2004.
21. X. Vera, B. Lisper, and J. Xue. Data caches in multitasking hard real-time systems. In IEEE Real-Time Systems Symposium, 2003.
22. R. T. White, F. Mueller, C. A. Healy, D. B. Whalley, and M. G. Harmon. Timing analysis for data and wrap-around fill caches. Real-Time Systems, 17(2-3):209-233, 1999.
23. F. Wolf, R. Ernst, and W. Ye. Path clustering in software timing analysis. IEEE Transactions on VLSI Systems, 9(6):773-782, 2001.
24. F. Wolf, J. Staschulat, and R. Ernst. Hybrid cache analysis in running time verification of embedded software. Journal of Design Automation for Embedded Systems, 7(3):271-295, 2002.