Integrated analysis of communicating tasks in MPSoCs

CODES+ISSS 2006: Proceedings of the 4th International Conference on Hardware Software Codesign and System Synthesis

Volumn , Issue , 2006, Pages 288-293

  Schliecker, Simon ^a   Ivers, Matthias ^a   Ernst, Rolf ^a  

^a TECHNICAL UNIVERSITY OF BRAUNSCHWEIG   (Germany)

Author keywords

Memory accesses; Multiprocessor performance analysis; Real time

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; INTERACTIVE COMPUTER SYSTEMS; PARALLEL PROCESSING SYSTEMS; SYSTEMS ANALYSIS;

CONTEXT-SWITCHES; MEMORY ACCESSES; MULTIPROCESSOR PERFORMANCE ANALYSIS; RESPONSE TIME ANALYSIS; SCHEDULING ANALYSIS;

REAL TIME SYSTEMS;

EID: 34547181873     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1176254.1176325     Document Type: Conference Paper

References (11)

1. K. Bletsas and N. Audsley. Extended analysis with reduced pessimism for systems with limited parallelism. In RTCSA, Hong Kong, Aug 2005. IEEE Computer Society, IEEE.
2. R. Henia, A. Hamann, M. Jersak, R. Racu, K. Richter, and R. Ernst. System level performance analysis - the SymTA/S approach. IEE Proceedings Computers and Digital Techniques, 152(2): 148-166, March 2005.
3. L-G. Kim, K.-H. Choi, S.-K. Park, D.-Y. Kim, and M.-P. Hong. Real-time scheduling of tasks that contain the external blocking intervals. RTCSA, pages 54-59, 1995.
4. P. Pop, P. Eles, and Z. Peng. Holistic scheduling and analysis of mixed time/event-triggered distributed embedded systems. In 10th International Symposium on Hardware/Software Codesign, Estes Park, Colorado, USA, May 2002.
5. S. Schliecker, M. Ivers, and R. Ernst. Memory access patterns for the analysis of MPSoCs. In NewCAS2006, Gatineau, Canada, June 2006. IEEE.
6. S. Schliecker, M. Ivers, J. Staschulat, and R. Ernst. A framework for the busy time calculation of multiple correlated events. In 6th Intl. Workshop on WCETAnalysis, Dresden, Germany, July 2006.
7. L. Sha, R. Rajkumar, and J. P. Lehoczky. Priority inheritance protocols: An approach to real-time synchronization. IEEE Transactions on Computers, 39(9), Sept. 1990.
8. J. Staschulat, S. Schliecker, M. Ivers, and R. Ernst. Analysis of memory latencies in multi-processor systems. In WCET Workshop, Palma de Mallorca, Spain, July 2005.
9. L. Thiele, R Wandeler, and S. Chakraborty. Performance analysis of multiprocessor DSPs: a stream-oriented component model. Signal Processing Magazine, IEEE, 22(3):38-46, May 2005.
10. K. Tindell, A. Burns, and A. Wellings. An extendible approach for analysing fixed priority hard real-time systems. Journal of Real-Time Systems, 6(2):.133-152, March. 1994.
11. K. Tindell and J. Clark. Holistic schedulability analysis for distributed hard real-time systems. Microprocessing & Microprogramming, 50(2-3): 117-134, Apr 1994.