Low-cost epoch-based correlation prefetching for commercial applications

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2007, Pages 301-313

  Chou, Yuan ^a  

^a SUN MICROSYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACCESS CONTROL; BENCHMARKING; DATA PROCESSING; DATA STORAGE EQUIPMENT;

COMMERCIAL APPLICATIONS; COMPLEX DATA; DATA ACCESSING; INDIVIDUAL (PSS 544-7); INTERNATIONAL SYMPOSIUM; IRREGULAR CONTROL; MAIN MEMORIES; MICRO ARCHITECTURES; OFF CHIP; ON CHIPS; ONLINE TRANSACTION PROCESS (OLTP); PRE-FETCHING; PRE-FETCHING SCHEMES; PROMISING APPROACH; REAL ESTATES;

CORRELATION METHODS;

EID: 47349132413     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2007.39     Document Type: Conference Paper

References (41)

1. I. Park, C. Ooi, and V. Vijaykumar, "Reducing Design Complexity of the Load/Store Queue," Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 411, 2003.
2. L.Barroso, K.Gharachorloo and E. Bugnion, "Memory System Characterization of Commercial Workloads," in Proceedings of the 25th Annual International Symposium on Computer Architecture, pp. 3-14, 1998.
3. J. Lo et. al., "An Analysis of Database Workload Performance on Simultaneous Multithreaded Processors," in Proceedings of 25th Annual International Symposium on Computer Architecture, pp. 39-50, 1998.
4. K. Keeton et. al., "Performance Characterization of Quad Pentium Pro SMP using OLTP Workloads," in University of California at Berkeley Computer Science Division Technical Report UCB/CSD-98-1001.
5. R. Hankins et. al., "Scaling and Characterizing Database Workloads: Bridging the Gap between Research and Practice," in Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 151, 2003.
6. A. Smith, "Sequential Program Prefetching in Memory Hierarchies," in IEEE Computer, vol. 11, pp. 7-21, 1978.
7. W. Hsu and J. Smith, "A Performance Study of Instruction Cache Prefetching Methods," in IEEE Transactions on Computers, vol. 47, pp. 497-508, May 1998.
8. E. Davidson, M. Annavaram and J. Patel, "Call Graph Prefetching for Database Applications," in ACM Transactions on Computer Systems, pp. 412-444, November 2003.
9. B. Calder, G. Reinman and T. Austin, "Fetch Directed Instruction Prefetching," in Proceedings of 32nd Annual IEEE/ACM International Symposium on Microarchitecture, pp. 16-27, 1999.
10. L. Spracklen, Y. Chou and S. Abraham, "Effective Instruction Prefetching in Chip Multiprocessors for Modern Commercial Applications," in Proceedings of 11th International Symposium on High-Performance Computer Architecture, pp. 225-236, 2005.
11. N. Jouppi, "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully Associative Cache and Prefetch Buffers," in Proceedings of 17th Annual International Symposium on Computer Architecture, 1990.
12. S. Palarcharla and R. Kessler, "Evaluating Stream Buffers as a Secondary Cache Replacement", in Proceedings of 21st Annual International Symposium on Computer Architecture," pp. 24-33, 1994.
13. J. Fu et al, "Stride Directed Prefetching in Scalar Processors", in Proceedings of the 25th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 102-110, 1992.
14. T. Chen et al, "Effective Hardware-Based Data Prefetching for High Performance Processors," in IEEE Transactions on Computers, pp. 609-623, 1995.
15. Z. Hu et al, "Tag Correlating Prefetchers," in Proceedings of 9th International Symposium on High-Performance Computer Architecture, pp. 317-327, 2003.
16. T. Wenisch et al, "Temporal Streaming of Shared Memory," in Proceedings of 32nd Annual International Symposium on Computer Architecture, 2005.
17. J. Baer, "Dynamic Improvements of Locality in Virtual Memory Systems," in IEEE Transactions on Software Engineering, March 1976.
18. J. Pomerene et al, "Prefetching System for a Cache Having a Second Directory for Sequentially Accessed Blocks," U.S. Patent 4,807,110, February 1989.
19. M. Charney and A. Reeves, "Generalized Correlation Based Hardware Prefetching," Technical Report EE-CEG-95-1, Cornell University, February 1995.
20. D. Joseph and D. Grunwald, "Prefetching Using Markov Predictors," in Proceedings of 24th Annual International Symposium on Computer Architecture, pp. 252-263, 1997.
21. T. Sherwood, S. Sair and B. Calder, "Predictor-Directed Stream Buffers," in Proceedings of the 33rd Annual IEEE/ACM International Symposium on Microarchitecture, pp. 42-53, 2000.
22. T. Alexander and G. Kedem, "Distributed Predictive Cache Design for High Performance Memory Systems," in Proceedings of 2nd International Symposium on High-Performance Computer Architecture, pp. 254-263, 1996.
23. A. Lai, C. Fide and B. Falsafi, "Dead-Block Prediction and Dead-Block Correlating Prefetchers," in Proceedings of 28th Annual International Symposium on Computer Architecture, pp. 144-154, 2001.
24. Y. Solihin, J. Lee and J. Torrellas, "Using a User-Level Memory Thread for Correlation Prefetching," in Proceedings of 29th Annual International Symposium on Computer Architecture, 2002.
25. K. Nesbit and J. Smith, "Data Cache Prefetching Using a Global History Buffer," in Proceedings of 10th International Symposium on High-Performance Computer Architecture, 2004.
26. Y. Chou, B. Fahs and S. Abraham, "Microarchitecture Optimizations for Exploiting Memory-Level Parallelism," in Proceedings of 31st Annual International Symposium on Computer Architecture, 2004.
27. Y. Chou, L. Spracklen and S. Abraham, "Store Memory-Level Parallelism Optimizations for Commercial Applications," in Proceedings of the 38th Annual IEEE/ACM International Symposium on Microarchitecture, 2005.
28. S. Kumar and C. Wilkerson, "Exploiting Spatial Locality in Data Caches Using Spatial Footprints," in Proceedings of 25th Annual International Symposium on Computer Architecture, 1998.
29. A. Glew, "MLP yes! ILP no!," in ASPLOS Wild and Crazy Idea Session '98, October 1998.
30. "IBM Unleashes World's Fastest Chip in Powerful New Computer", at http://www-03.ibm.com/press/us/en/pressrelease/21580.wss.
31. D. Sorin et. al., "Analytic Evaluation of Shared-Memory Systems with ILP Processors", in Proceedings of 25th Annual International Symposium on Computer Architecture", 1998.
32. http://www.micron.com/products/modules/ddr2sdram/fbdimm.html
33. Sun Microsystems. SPARC Architecture Manual V9, 1996.
34. www.tpc.org
35. www.spec.org
36. S. Somogyi, T. Wenisch, A. Ailamaki, B. Falsafi and A. Moshovos, "Spatial Memory Streaming," in Proceedings of 31st Annual International Symposium on Computer Architecture, 2006.
37. D. Perez, G. Mouchard, O. Temam, "MicroLib: A Case for the Quantitative Comparison of Micro-Architecture Mechanisms," in Proceedings of 37th International Symposium on Microarchitecture, 2004.
38. H. Modi, L. Spracklen, Y. Chou, S. Abraham, "Accurate Modeling of Aggressive Speculation in Modern Microprocessor Architectures," in Proceedings of MASCOTS 2005, 2005.
39. W. Lin, S. Reinhardt and D. Burger, "Reducing DRAM Latencies With An Integrated Memory Hierarchy Design," in Proceedings of 7th International Symposium on High Performance Computer Architecture, 2001.
40. Z. Wang et. al., "Guided Region Prefetching: A Cooperative Hardware/Software Approach," in Proceedings of 30th Annual International Symposium on Computer Architecture, 2003.
41. M. Ferdman and B. Falsafi, "Last-Touch Correlated Data Streaming," in Proceedings of the International Symposium on Performance Analysis of Systems and Software, 2007.