A performance study of instruction cache prefetching methods

IEEE Transactions on Computers

Volumn 47, Issue 5, 1998, Pages 497-508

  Hsu, Wei Chung ^a   Smith, James E ^b  

^a HEWLETT PACKARD COMPANY   (United States)

^b University of Wisconsin Madison   (United States)

Author keywords

Instruction caches; Lookahead prefetch; Prefetching; Scalar processors; Supercomputers; Target prefetch

Indexed keywords

EID: 0010351452     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.677221     Document Type: Article

References (14)

1. W.Y. Chen et al., "The Effect of Code Expanding Optimizations on Instruction Cache Design," IEEE Trans. Computers, vol. 42, no. 9, pp. 1,045-1,057, Sept. 1993.
2. "CRAY Y-MP System Programmer Reference Manual," Cray Research, Inc., 1988.
3. L. Gwennap, "UltraSparc Unleashes SPARC Performance," Microprocessor Report, pp. 1, 6-9, 3 Oct. 1994.
4. M.D. Hill and A.J. Smith, "Experimental Evaluation of Microprocessor Cache Memories," Proc. 11th Ann. Symp. Computer Architecture, pp. 158-166, June 1984.
5. W. Hwu and P. Chang, "Achieving High Instruction Cache Performance with an Optimizing Compiler," Proc. Third Int'l Conf. Architectural Support for Programming Languages and Operating Systems, 1989.
6. D. Kuck et al., "The Perfect Club Benchmarks: Effective Performance Evaluation of Supercomputers," CSRD report, Univ. of Illinois at Urbana-Champaign, 1988.
7. J.K.F. Lee and A.J. Smith, "Branch Prediction Strategies and Branch Target Buffer Design," Computer, pp. 6-22, Jan. 1984.
8. O. Lubeck, J. Moore, and R. Mendez "A Benchmark Comparison of Three Supercomputers: Fujitsu VP-200, Hitachi S810/20, and Cray X-M P/ 2," Computer, Dec. 1985.
9. S. McFarling, "Program Optimization for Instruction Caches," Proc. Third Int'l Conf. Architectural Support for Programming Languages and Operating Systems, 1989.
10. T.C. Mowry, M. Lam, and A. Gupta, "Design and Evaluation of a Compiler Algorithm for Prefetching," Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems, pp. 62-73, 1992.
11. M. Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, pp. 1, 6-11, 24 Oct. 1994.
12. A.J. Smith, "Sequential Program Prefetching in Memory Hierarchies," Computer, pp. 7-21, Dec. 1978.
13. J.E. Smith, "A Study of Branch Prediction Strategies," Proc. Eighth Ann. Symp. Computer Architecture, pp. 135-148, 1981.
14. A.J. Smith, "Cache Memories," ACM Computing Surveys, Sept. 1982.