Last-touch correlated data streaming

ISPASS 2007: IEEE International Symposium on Performance Analysis of Systems and Software

Volumn , Issue , 2007, Pages 105-115

  Ferdman, Michael ^a   Falsafi, Babak ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP STORAGE; DATA STREAMING; LAST-TOUCH CORRELATED DATA STREAMING (LT-CORDS);

BLOCK CODES; CACHE MEMORY; DATA REDUCTION; DATA STORAGE EQUIPMENT; MICROPROCESSOR CHIPS; TABLE LOOKUP;

CORRELATION THEORY;

EID: 36949027123     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2007.363741     Document Type: Conference Paper

References (26)

1. J.-L. Baer and T.-F. Chen. An effective on-chip preloading scheme to reduce data access penalty. In Proc. of Supercomputing '91, Nov. 1991, 176-186.
2. M. C. Carlisle, A. Rogers, J. H. Reppy, and L. J. Hendren. Early experiences with Olden. In Proc. of Sixth Lang, and Compilers for Parallel Computing. Springer-Verlag, 1994, 1-20.
3. M. J. Chamey and A. P. Reeves. Generalized correlation-based hardware prefetching. Technical Report EE-CEG-95-1, School of Electrical Engineering, Cornell University, Feb. 1995.
4. T. M. Chilimbi and M. Hirzel. Dynamic hot data stream prefetching for general-purpose programs. In Proc. of SIGPLAN '02 Conf. on Program. Lang. Design and Impl. (PLDI), New York, NY, USA, 2002. ACM Press, 199-209.
5. Y. Chou, B. Fans, and S. Abraham. Microarchitecture optimizations for exploiting memory-level parallelism. In Proc. of 31st Annual Intl. Symp. on Comp. Arch. (ECA-31), June 2004.
6. J.Collins, S.Sair, B.Calder, and D.M. Tullsen. Pointer cache assisted prefetching. In Proc. of 35th Annual IEEE/ACM Intl. Symp. on Microarch. (MICRO 35), Los Alamitos, CA, USA, 2002. IEEE Computer Society Press, 62-73.
7. J. D. Collins, H. Wang, D. M. Tullsen, C. J. Hughes, Y. fong Lee, D. Lavery, and J. P. Shen. Speculative precomputation: Long-range prefetching of delinquent loads. In Proc. of 28th Annual Intl. Symp. on Comp. Arch. (ISCA-28), July 2001, 14-25.
8. R. Cooksey, S. Jourdan, and D. Grunwald. A stateless, contentdirected data prefetching mechanism. In Proc. of Tenth Intl. Conf. on Arch. Support for Program. Lang, and Op. Syst. (ASPLOSX), New York, NY, USA, 2002. ACM Press, 279-290.
9. D. Gracia Perez, G. Mouchard, and O. Temara Microlib: a case for the quantitative comparison of micro-architecture mechanisms. In Proc. of Third Annual Workshop on Duplicating, Deconstructing, and Debunking (WDDD04), June 2004.
10. Z. Hu, S. Kaxiras, and M. Martonosi. Timekeeping in the memory system: predicting and optimizing memory behavior. In Proc. of 29th Annual Intl. Symp. on Comp. Arch. (ISCA-29), May 2002.
11. D. Joseph and D. Grunwald. Prefetching using Markov Predictors. In Proc. of 24th Annual Intl. Symp. on Comp. Arch. (ISCA-24), June 1997, 252-263.
12. A.-C. Lai and B. Falsafi. Dead-block prediction & dead-block correlating prefetchers. In Proc. of 28th Annual Intl. Symp. on Comp. Arch. (ISCA-28), July 2001.
13. A. Mendelson, D. Thi'ebaut, and D. Pradhan. Modeling live and dead lines in cache memory systems. Technical Report TR-90-CSE14, Department of Electrical and Computer Engineering, University of Massachusetts, 1990.
14. O. Mutlu, J. Stark, C. Wilkerson, and Y. N. Part Runahead execution: an effective alternative to large instruction windows. IEEE Micro, 23(6):20-25, November/December 2003.
15. K. J. Nesbit and J. E. Smith. Data cache prefetching using a global history buffer. In Proc. of Tenth IEEE Symp. on High-Perf. Comp. Arch., February 2004.
16. M. Pericas, A. Cristal, R. Gonzalez, D. A. Jimenez, and M. Valero. A decoupled kiloinstruction processor. In Proc. of Twelfth IEEE Symp. on High-Perf. Comp. Arch., 2006, 52-63.
17. A. Roth, A. Moshovos, and G. S. Sohi. Dependence based prefetching for linked data structures. In Proc. of Eighth Intl. Conf on Arch. Support for Program. Lang, and Op. Syst. (ASPLOS VIII), Oct. 1998.
18. T.Sherwood, E.Perelman, G.Hamerly, and B.Calda. Automatically characterizing large scale program behavior. In Proc. of Tenth Intl. Conf. on Arch. Support for Program. Lang, and Op. Syst. (ASPLOS X), Oct. 2002.
19. T. Sherwood, S. Sair, and B. Calder. Predictor-directed stream buffers. In Proc. of 33rd Annual IEEE/ACM Intl. Symp. on Microarch. (MICRO 33), December 2000, 42-53.
20. Y. Solihin, J. Lee, and J. Torrellas. Using a user-level memory thread for correlation prefetching. In Proc. of 29th Annual Intl. Symp. on Comp. Arch. (ISCA-29), May 2002.
21. S. T. Srinivasan, R. Rajwar, H. Akkary, A. Gandhi, and M. Upton. Continual flow pipelines. In Proc. of Eleventh Intl. Conf. on Arch. Support for Program. Lang, and Op. Syst. (ASPLOSXI), Oct. 2004.
22. K. Sundaramoorthy, Z. Purser, and E. Rotenberg. Slipstream processors: improving both performance and fault tolerance. In Proc. of Ninth Intl. Conf. on Arch. Support for Program. Lang, and Op. Syst. (ASPLOS IX), Nov. 2000.
23. D. Tarjan, S. Thoziyoor, and N. P. Jouppi. CACTI 4.0. HP Technical Report HPL-2006-86, June 2006.
24. T. F. Wenisch, S. Somogyi, N. Hardavellas, J. Kim, A. Ailamaki, and B. Falsafi. Temporal streaming of shared memory. In Proc. of 33d Annual Intl. Symp. on Comp. Arch. (ISCA-33), June 2005.
25. T. F. Wenisch, R. E. Wunderlich, B. Falsafi, and J. C. Hoe. Simulation sampling with live-points. In Proc. of Intl. Symp. on the Perf. Analysis of Syst. and Software, June 2006.
26. D. A. Wood, M. D. Hill, and R. E. Kessler. A model for estimating trace-sample miss ratios. In Proc. of 1991 ACM SIGMETRICS Conf. on Measurement and Modeling of Comp. Syst., Msy 1991, 79-89.