On-line self-healing of circuits implemented on reconfigurable FPGAs

Proceedings - IOLTS 2007 13th IEEE International On-Line Testing Symposium

Volumn , Issue , 2007, Pages 217-222

  Gericota, Manuel G ^a   Lemos, Luís F ^a   Alves, Gustavo R ^a   Ferreira, José M ^b  

^a LABORIS/ISEP

^b Dep of Electrical and Computers Engineering

Author keywords

[No Author keywords available]

Indexed keywords

(OTDR) TECHNOLOGY; BOOST LOGIC; CIRCUIT STATE; CORRECT OPERATION; CURRENT STATE; FAULT OCCURRENCE; FAULT-TOLERANT; INTERNATIONAL (CO); MEMORY CELLS; MODULE PLACEMENT; MULTI-BIT; NANOMETRIC; NORMAL OPERATION; ON LINE TESTING; POWER CONSUMPTION (CE); RE-CONFIGURABLE; RE-ESTABLISHING; SAFE OPERATIONS; SELF HEALING (SH); TRIPLE MODULAR REDUNDANCY (TMR);

FAULT TOLERANT COMPUTER SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HEALTH;

NETWORKS (CIRCUITS);

EID: 46749090465     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IOLTS.2007.50     Document Type: Conference Paper

References (24)

1. L. Sterpone, M. Violante, "Analysis of the Robustness of the TMR Architecture in SRAM-Based FPGAs", IEEE Trans. on Nuclear Science, Vol. 52 No. 5, pp. 1545-1549, Oct. 2005.
2. M. Ceschia et al., "Identification and Classification of Single-Event Upsets in the Configuration Memory of SRAM-Based FPGAs", IEEE Transactions on Nuclear Science, Vol. 50, No. 6, pp. 2088-2094, Dec. 2003.
3. M. Bellato et al., "Evaluating the effects of SEUs affecting the configuration memory of an SRAM-based FPGA", Proc. Design, Automation and Test in Europe, pp. 584-589, 2004.
4. H. Quinn et al., "Radiation-Induced Multi-Bit Upsets in Xilinx SRAM-Based FPGAs", Proc. Military and Aerospace Applications of Prog. Logic Devices Conf., 2005.
5. M. French et al., "Radiation Mitigation and Power Optimization Design Tools for Reconfigurable Hardware in Orbit", Proc. Earth-Sun System Technology Conference, 2005.
6. C. Carmichael et al., "SEU Mitigation Techniques for Virtex FPGAs in Space Applications", Proc. Military and Aerospace Applications of Prog. Logic Devices Conf, 1999.
7. E. Fuller et al., "Radiation Testing Update, SEU Mitigation, and Availability Analysis of the Virtex FPGA for Space Reconfigurable Computing", Proc. Military and Aerospace Applications of Prog. Logic Devices Conf, 2000.
8. th IEEE Emerging Technologies and Factory Automation Conf, pp. 19-22, 2005.
9. F. Kastensmidt et al., "On the Optimal Design of Triple Modular Redundancy Logic for SRAM-Based FPGAs", Proc. Design, Automation and Test in Europe, pp. 1290-1295, 2005.
10. L. Sterpone, M. Violante, "A New Reliability-Oriented Place and Route Algorithm for SRAM-Based FPGAs", IEEE Trans. on Computers, Vol. 55, No. 6, pp. 732-744, June 2006.
11. M. Rebaudengo et al., "Simulation-based analysis of SEU effects on SRAM-based FPGAs", Proc. 12th Intl. Conf. on Field-Prog. Logic and Applications, pp. 607-615, 2002.
12. M. Wirthlin et al., "The Reliability of FPGA Circuit Designs in the Presence of Radiation Induced Configuration Upsets", Proc. 11th IEEE Symp. on Field-Prog. Custom Computing Machines, pp. 133-142, 2003.
13. G. M. Swift et al., "Dynamic testing of Xilinx Virtex-II field programmable gate array (FPGA) input/output blocks (IOBs)", IEEE Trans. on Nuclear Science, Vol. 51, No. 6, pp. 3469-3474, Dec. 2004.
14. th Intl. Parallel and Distributed Proc. Symp., pp. 145-150, 2004.
15. M. Abramovici et al., "Using Roving STARs for On-Line Testing and Diagnosis of FPGAs in Fault-Tolerant Applications", Proc. Intl. Test Conference, pp. 973-982, 1999.
16. th IEEE Intl. On-Line Testing Workshop, pp. 165-169, 2002.
17. Triple Module Redundancy Design Techniques for Virtex FPGAs, XAPP 197 Application Note, Xilinx, 2001.
18. P. K. Lala, Self-Checking and Fault-Tolerant Digital Design. San Francisco, CA: Morgan Kaufman Publishers, 2001.
19. TMRTool, available at: http://www.xilinx.com/ise/optional_prod/tmrtool. htm
20. IEEE Standard Test Access Port and Boundary Scan Architecture (IEEE Std 1149.1), IEEE Std. Board, June 2001.
21. Virtex-5 FPGA Configuration User Guide 2006, available at: http://direct.xilinx.com/bvdocs/userguides/ug191.pdf
22. N. R. Saxena et al., "Dependable Computing and Online Testing in Adaptive and Configurable Systems", IEEE Design and Test of Computers, Vol. 17, No. 1, pp. 29-41, Jan.-March 2000.
23. System ACE MPM Solution, Product Specif., Xilinx, 2003.
24. nd Military and Aerospace Appl. of Prog. Devices and Technologies Conf, 1999.