A self-healing real-time system based on run-time self-reconfiguration

IEEE International Conference on Emerging Technologies and Factory Automation, ETFA

Volumn 1 2 VOLS, Issue , 2005, Pages 1039-1042

  Gericota, Manuel G ^a   Alves, Gustavo R ^a   Ferreira, José M ^b  

^a INSTITUTO SUPERIOR DE ENGENHARIA DO PORTO   (Portugal)

^b UNIVERSITY OF PORTO   (Portugal)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC RECONFIGURATION FEATURES; FAULT DETECTION; RECONFIGURABLE COMPUTING PLATFORMS; RUN TIME SELF RECONFIGURATIONS;

ERROR ANALYSIS; FAULT TOLERANT COMPUTER SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MICROPROCESSOR CHIPS; STATIC RANDOM ACCESS STORAGE;

REAL TIME SYSTEMS;

EID: 33847303179     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. S. Mitra, N. Seifert, M. Zhang, Q. Shi, K. S. Kim, "Robust System Design with Built-in Soft-Error Resilience," Computer, vol. 38, no. 2, pp. 43-52, February 2005.
2. B. J. Blodget, S. P. McMillan, P. Lysaght, "A lightweight approach for embedded reconfiguration of FPGAs," Proc. DATE - Designers' Forum, pp. 399-400, 2003.
3. M. Abramovici, C. Stroud, C. Hamilton, S. Wijesuriya, V. Verma, "Using Roving STARs for On-Line Testing and Diagnosis of FPGAs in Fault-Tolerant Applications," Proc. Intl. Test Conf., pp. 973-982, 1999.
4. M. G. Gericota, G. R. Alves, M. L. Silva, J. M. Ferreira, "Active Replication: Towards a Truly SRAM-based FPGA On-Line Concurrent Testing," Proc. 8th IEEE Intl. On-Line Testing Workshop, pp. 165-169, 2002.
5. P. K. Lala, Self-Checking and Fault-Tolerant Digital Design. San Francisco, CA: Morgan Kaufman Publishers, 2001.
6. M. Nicolaidis, L. Anghel, "Concurrent checking for VLSI," Microelectronics Journal, Vol. 49, Nos. 1-2, pp. 139-156, November 1999.
7. C. Carmichael, "Triple Module Redundancy Design Techniques for Virtex FPGAs," XAPP 197 Application Note, Xilinx, Inc., 37 p., 2001.
8. N. R. Saxena, S. Fernandez-Gomez, Wei-Je Huang, S. Mitra, Shu-Yi Yu, E. J. McCluskey, "Dependable Computing and Online Testing in Adaptive and Configurable Systems," IEEE Design and Test of Computers, Vol. 17, No. 1, pp. 29-41, Jan.-March 2000.
9. P. L. Murray, "Re-Programmable FPGAs in Space Environments". Available at: http://www.seakr.com/data/Unsorted/ reprogrammable_fpga_in_space 1. doc
10. M. G. Gericota, G. R. Alves, M. L. Silva, J. M. Ferreira, "Run-time Defragmentation for Dynamically Reconfigurable Hardware," in: New Algorithms, Architectures and Applications for Reconfigurable Computing. Springer, 2005. ISBN 1-4020-3127-0.
11. IEEE Standard Test Access Port and Boundary Scan Architecture (lEEE Std 1149.1), IEEE Std. Board, 2001.
12. J. H. Lala; R. E. Harper, "Architectural principles for safety-critical real-time applications," Proceedings of the IEEE, Vol. 82, No. 1, pp. 25-40, January 1994.
13. C. Carmichael, M. Caffrey, A. Salazar, "Correcting single-event upsets through Virtex Partial Configuration," XAPP 216 Application Note, Xilinx, Inc., 12 p., 2000.
14. S. A. Guccione, D. Levi, P. Sundararajan, "JBits Java based interface for reconfigurable computing," Proc. 2nd Military and Aerospace Appl. of Prog. Devices and Technologies Conf., 1999.