메뉴 건너뛰기




Volumn 2003-January, Issue , 2003, Pages 133-142

The reliability of FPGA circuit designs in the presence of radiation induced configuration upsets

Author keywords

Circuit faults; Circuit simulation; Circuit testing; Computational modeling; Field programmable gate arrays; Laboratories; Remote sensing; Single event transient; Single event upset; Space vehicles

Indexed keywords

CIRCUIT SIMULATION; COMPUTER CONTROL SYSTEMS; COMPUTERS; DIGITAL STORAGE; FLASH MEMORY; INTEGRATED CIRCUIT MANUFACTURE; LABORATORIES; LOGIC GATES; ORBITS; RADIATION HARDENING; REMOTE SENSING; SPACE OPTICS; TRANSIENTS;

EID: 84942934270     PISSN: 10823409     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPGA.2003.1227249     Document Type: Conference Paper
Times cited : (85)

References (16)
  • 12
    • 43049161857 scopus 로고
    • Measurement of low-engergy dose-enhancement in MOS devices with metal silicon gates
    • December
    • J. M. Benedetto, Jr. H.E. Boesch, and T.R. Oldham. Measurement of low-engergy dose-enhancement in MOS devices with metal silicon gates. IEEE Transactions on Nuclear Science, 34(6):1540-1543, December 1987.
    • (1987) IEEE Transactions on Nuclear Science , vol.34 , Issue.6 , pp. 1540-1543
    • Benedetto, J.M.1    Boesch, H.E.2    Oldham, T.R.3
  • 16
    • 84873537865 scopus 로고    scopus 로고
    • Virtex Series Configuration Architecture User Guide
    • September
    • Xilinx, Inc. Virtex Series Configuration Architecture User Guide, Xilinx Application Notes 151, v1.5, September 2000.
    • (2000) Xilinx Application Notes 151, V1.5
    • Xilinx, Inc.,1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.