SMAP: An intelligent mapping tool for network on chip

ISSCS 2007 - International Symposium on Signals, Circuits and Systems, Proceedings

Volumn 1, Issue , 2007, Pages 169-172

  Saeidi, Samira ^a   Khademzadeh, Ahmad ^b   Mehran, Armin ^a  

^a ISLAMIC AZAD UNIVERSITY   (Iran)

^b IRAN TELECOMMUNICATION RESEARCH CENTER   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; ELECTRIC NETWORK TOPOLOGY; ENERGY POLICY; INTEGRATED CIRCUITS;

ALGORITHM COMPLEXITY; APPLICATION MAPPING; INTERNATIONAL SYMPOSIUM; NETWORK-ON-CHIP (NOC); NETWORK-ON-CHIP (NOC) DESIGN; NOC DESIGN; OPEN PROBLEMS; SIMULATION ENVIRONMENTS; SIMULATION RESULTS; TOTAL ENERGY CONSUMPTION;

CONFORMAL MAPPING;

EID: 46449119799     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCS.2007.4292678     Document Type: Conference Paper

References (20)

1. Umit Y Ogras, Jingcao Hu, Radu Marculescu, "Key research problems in NoC design: a holistic perspective", CODES+ISSS'05, Sept. 19-21, 2005, Jersey City, New Jersey, USA.
2. S. Kumar Shashi Kumar, Axel Jantsch, Juha-Pekka Soininen, Martti Forsell,Mikael Millberg and Ahmed Hemani, "A Network on Chip Architecture and Design Methodology," in Proc. ISVLSI'02, pp. 105-112, April 2002.
3. Partha Pratim Pande,A. Ivanov and R. Saleh, "Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures" IEEE Transactions on Computers, vol. 54, No. 8, August 2005, pp 1025-1040
4. W. J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks," in Proc. DAC'01, pp. 684-689, June 2001
5. A. Hemanni, "Network on a Chip: An architecture for billion transistor era", Proceedings of the IEEE NorChip Conference, November 2000
6. J. Hu and R. Marculescu, "Energy-Aware Mapping for Tile-based NoC Architectures Under Performance Constraints," in Proc. ASP-DAC'03, pp. 233-239, Jan 2003.
7. T. Lei and S. Kumar, "A Two-step Genetic Algorithm for Mapping Task Graphs to Network on Chip Architecture," in Proc. DSD'03, pp. 180-187, Sept. 2003
8. D.Shin, J. Kim, "power aware communication optimization for network on chips with voltage scalable links", CODES + ISSS'04, September 8-10, 2004
9. M.Nickray,A. Afzalikusha, "Power and Delay Optimization for Network on Chip", 2005
10. L.Benini and G.De Micheli, "Networks on Chips: A New Paradigm for Systems on Chip Design", 2002
11. P.Guerrier, A.Greiner,"A generic architecture for on-chip packet switched interconnections", DATE 2000, pp. 250-256, March 2000.
12. E.Rijpkema, "Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip",DATE 2003, pp. 350-355, Mar 2003.
13. V.Lo et al.,"OREGAMI: Tools for Mapping Parallel Computations to Parallel Architectures",Intl Journal of Parallel Programming, vol. 20, no. 3, 1991, pp. 237-270.
14. N.Koziris et al.,"An Efficient Algorithm for the Physical Mapping of Clustered Task Graphs onto Multiprocessor Architectures", Proc. of 8th EuroPDP, pp. 406-413, Jan, 2000.
15. Yoginder S. Dandass, "Genetic List Scheduling for Soft Real-Time Parallel Applications"
16. A.Mehran, B.Shirpour, A.Khademzade, "A New GA Mapping algorithm for Nework on Chip", IPSOC 2006, Grenoble, France.
17. R. Pop and S. Kumar, "A servey of Techniques for Mapping and Scheduling Applications to Network on Chip Systems", Embedded system group department of electronics and computer engineering of Jonkopoing university, Sweden. ISSN 1202-0018
18. S. Murali and G. De Micheli, "Bandwidth-Constrained Mapping of Cores onto NoC Architectures", 2004
19. Zhonghai Lu, Rikard Thid, Mikacl Millberg, Erland Nilsson and Axel Jantsch, "NNSE: Nostrum Network-on-Chip Simulation Environment", Laboratory of Electronics and Computer Systems Royal Institute of Technology, Sweden
20. Nicolas Genko, David Atienza, Giovanni De Micheli, "A Novel Approach for Network on Chip Emulation", ISCAS 2005