IntraChip optical networks for a future supercomputer-on-a-chip

2007 Photonics in Switching, PS

Volumn , Issue , 2007, Pages 55-56

  Kash, J A ^a  

^a IBM RESEARCH   (United States)

Author keywords

3D integration; Microprocessors; Silicon photonics; Supercomputing

Indexed keywords

FIBER OPTIC NETWORKS; OPTICAL MATERIALS; PHOTONICS; SILICON; SUPERCOMPUTERS;

3D INTEGRATION; INTRACHIP; MICROPROCESSORS; MULTI CORES; MULTI-CORE CHIPS; OFF-CHIP; ON CHIPS; OPTICAL NETWORKS; SILICON PHOTONICS; SUPERCOMPUTING;

MICROPROCESSOR CHIPS;

EID: 42149108681     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PS.2007.4300741     Document Type: Conference Paper

References (13)

1. W. Haensch, E. J. Nowak, R. H. Dennard, P. M. Solomon, A. Bryant, O. H. Dokumaci, A. Kumar, X. Wang, J. B. Johnson, M. V. Fischetti: "Silicon CMOS devices beyond scaling", IBM J. of Res. and Dev. 50, p. 339, 2006.
2. V. Agarwal, M. S. Hrishikesh, S. W. Keckler, and D. Burger: "Clock rate versus IPC: The end of the road for conventional microarchitectures", The 27th Annual International Symposium on Computer Architecture, pages 248-259, June 2000.
3. R. Kumar, V. Zyuban, and D. Tullsen: "Interconnections in multi-core architectures: Understanding mechanism, overheads, scaling" Proc. Annual International Symposium on Computer Architecture, June 2005.
4. R. Ho, K. Mai, and M. Horowitz: "The future of wires", Proceedings of the IEEE, 89(4):490-504, April 2001.
5. A. Shacham, K. Bergman, L. P. Carloni: "The Case for Low-Power Photonic Networks-on-Chip", Proceedings of the 44th Design Automation Conference, page 132-135, June 2007.
6. S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, N. Borkar: "An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS", Proceedings of ISSCC 2007.
7. Wilfried Haensch: "Is 3D the Next Big Thing in Microprocessors?", Proceedings of ISSCC 2007.
8. A. Shacham, K. Bergman, L. P. Carloni, "On the Design of a Photonic Network-on-Chip", ACM/IEEE Symposium NOCS 2007, paper 2.1 (May 2007)
9. H. Park, A. W. Fang, O. Cohen, R. Jones, M. J. Paniccia, and J. E. Bowers, "A Hybrid AIGaInAs-Silicon Evanescent Amplifier", IEEE Photonics Technology Letters 19, 2007.
10. Behnam Analui, Drew Guckenberger, Daniel Kucharski and Adithyaram Narasimha: "A Fully Integrated 20-Gb/s Optoelectronic Transceiver Implemented in a Standard 0.13-μm CMOS SOI Technolog", IEEE J. of Solid-State Circuits 41, 2006, p. 2945.
11. Qianfan Xu, Sasikanth Manipatruni, Brad Schmidt, Jagat Shakya, and Michal Lipson: "12.5 Gbit/s carrier-injection-based silicon microring silicon modulators", Optics Express 15, pp. 430-436, 2007.
12. F. Xia, L. Sekaric and Y. Vlasov: "Ultracompact buffers on a silicon chip", Nature Photonics 1, pp. 65-71, 2007.
13. C.L. Schow, L. Schares, S. J. Koester, G. Dehlinger, R. A. John, F. E. Doany: "A 15-Gb/s, 2.4-V optical receiver using a Ge-on-SOI photodiode with a 0.13-μm CMOS IC", IEEE Photon. Technol. Lett. 18, pp. 1981-1983, 2006.